MEMS Fabrication I : Process Flows and Bulk Micromachining

Similar documents
EE C245 ME C218 Introduction to MEMS Design Fall 2011

EE C245 ME C218 Introduction to MEMS Design Fall 2010

EE C245 ME C218 Introduction to MEMS Design Fall 2010

EE C245 ME C218 Introduction to MEMS Design Fall 2007

MEMS Fabrication. Beyond Integrated Circuits. MEMS Basic Concepts

CTN 10/1/09. EE 245: Introduction to MEMS Lecture 11: Bulk Micromachining. Copyright 2009 Regents of the University of California

Fabrication Technology, Part I

L5: Micromachining processes 1/7 01/22/02

Today s Class. Materials for MEMS

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

Mikrosensorer. Microfabrication 1

Surface Micromachining

Fabrication Technology, Part II

ME 189 Microsystems Design and Manufacture. Chapter 9. Micromanufacturing

Bulk Silicon Micromachining

Chemical Vapor Deposition

Semiconductor Manufacturing Process 10/11/2005

Lecture 5: Micromachining

Surface micromachining and Process flow part 1

5.8 Diaphragm Uniaxial Optical Accelerometer

Chapter 2 OVERVIEW OF MEMS

EE 245: Introduction to MEMS Lecture 7m1: Lithography, Etching, & Doping CTN 9/18/ Regents of the University of California

Czochralski Crystal Growth

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Solid State Sensors. Microfabrication 8/22/08 and 8/25/08

EE C245 ME C218 Introduction to MEMS Design Fall 2011

6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term Solution to Problem Set 2 (16 pts)

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

Materials for MEMS. Dr. Yael Hanein. 11 March 2004 Materials Applications Yael Hanein

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

Preface Preface to First Edition

Lecture 10: MultiUser MEMS Process (MUMPS)

INF5490 RF MEMS. LN02: MEMS Fabrication. Spring 2012, Oddvar Søråsen Department of Informatics, UoO

Regents of the University of California

Supporting Information: Model Based Design of a Microfluidic. Mixer Driven by Induced Charge Electroosmosis

There are basically two approaches for bulk micromachining of. silicon, wet and dry. Wet bulk micromachining is usually carried out

The Physical Structure (NMOS)

Mostafa Soliman, Ph.D. May 5 th 2014

Silicon Manufacturing

Manufacturing Technologies for MEMS and SMART SENSORS

Regents of the University of California 1

IC/MEMS Fabrication - Outline. Fabrication

Atomic Layer Deposition(ALD)

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

3. Photolithography, patterning and doping techniques. KNU Seminar Course 2015 Robert Mroczyński

Fabrication and Layout

EE 330 Lecture 9. IC Fabrication Technology Part 2

3. Overview of Microfabrication Techniques

EE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion

PETER PAZMANY CATHOLIC UNIVERSITY Consortium members SEMMELWEIS UNIVERSITY, DIALOG CAMPUS PUBLISHER

Lecture 7 CMOS MEMS. CMOS MEMS Processes. CMOS MEMS Processes. Why CMOS-MEMS? Agenda: CMOS MEMS: Fabrication. MEMS structures can be made

Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:

Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance

Lecture 0: Introduction

Lecture #18 Fabrication OUTLINE

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference

Fabrication Technology

EECS130 Integrated Circuit Devices

Doping and Oxidation

Lecture 22: Integrated circuit fabrication

Midterm evaluations. Nov. 9, J/3.155J 1

Procese de depunere in sistemul Plasma Enhanced Chemical Vapor Deposition (PECVD)

applied to Biomedical Instrumentation Microfabrication and Nanofabrication Microtechnology Nanotechnology Biomedical Lecture 9 and

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Review of CMOS Processing Technology

Chapter 2 MOS Fabrication Technology

INTEGRATED-CIRCUIT TECHNOLOGY

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

Welcome MNT Conference 1 Albuquerque, NM - May 2010

4. Thermal Oxidation. a) Equipment Atmospheric Furnace

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Dr. Lynn Fuller Webpage:

Semiconductor Device Fabrication

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Thomas M. Adams Richard A. Layton. Introductory MEMS. Fabrication and Applications. Springer

MEMS Fabrication Technology Training May Wang, QST Corp

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

Lect. 2: Basics of Si Technology

Chapter 3 CMOS processing technology

4/10/2012. Introduction to Microfabrication. Fabrication

Silicon Microfabrication Part 2

Overview. Silicon Microfabrication Part 2. Introduction to BioMEMS & Medical Microdevices

Semiconductor Technology

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

Chapter 3 Silicon Device Fabrication Technology

Ultrasonic Micromachining in the fabrication of MEMS Micro-sensors

Complexity of IC Metallization. Early 21 st Century IC Technology

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems

Cristina Rusu Imego AB Cristina Rusu

EE C245 ME C218 Introduction to MEMS Design

This Appendix discusses the main IC fabrication processes.

PRESSURE SENSOR MODEL ACTIVITY. Pressure Sensor Model Activity

Transcription:

MEMS Fabrication I : Process Flows and Bulk Micromachining Dr. Thara Srinivasan Lecture 2 Picture credit: Alien Technology Lecture Outline Reading Reader is in! (at South side Copy Central) Kovacs, Bulk Micromachining of Silicon, pp. 1536-43. Williams, Etch Rates for Micromachining Processing, pp. 256-60. Senturia, Chapter 3, Microfabrication. Today s Lecture Tools Needed for MEMS Fabrication Photolithography Review Crystal Structure of Silicon Bulk Silicon Etching Techniques

IC Processing Cross-section Masks Cross-section Masks N-type Metal Oxide Semiconductor (NMOS) process flow Jaeger CMOS Processing Processing steps Oxidation Photolithography Etching Chemical Vapor Deposition Diffusion Ion Implantation Evaporation and Sputtering Epitaxy Jaeger Complementary Metal-Oxide-Semiconductor deposit etch pattern

MEMS Devices Polysilicon level 2 Polysilicon level 1 Plate Polysilicon level 2 Staple Polysilicon level 1 Silicon substrate Hinge staple Support arm Silicon substrate Prof. Kris Pister MEMS Devices Caliper Microoptomechanical switches, Lucent Thermally isolated RMS converter Reay et al. Analog Devices Integrated accelerometer Microturbine, Schmidt group MIT

MEMS Processing Unique to MEMS fabrication Sacrificial etching Mechanical properties critical Thicker films and deep etching Etching into substrate Double-sided lithography 3-D assembly Wafer-bonding Molding Integration with electronics, fluidics Unique to MEMS packaging and testing Delicate mechanical structures Packaging: before or after dicing? Sealing in gas environments Interconnect - electrical, mechanical, fluidic Testing electrical, mechanical, fluidic sacrificial layer structural layer Package Dice Release Photolithography: Masks and Photoresist Photolithography steps Photoresist spinnning, 1-10 µm spin coating Optical exposure through a photomask Developing to dissolve exposed resist Bake to drive off solvents Remove using solvents (acetone) or O 2 plasma Photomasks Layout generated from CAD file Mask reticle: chrome or emulsion on fused silica 1-3 $k light-field dark-field

Photoresist Application Spin-casting photoresist Polymer resin, sensitizer, carrier solvent Positive and negative photoresist Thickness depends on Concentration Viscosity Spin speed Spin time www.brewerscience.com Photolithography Tools Contact or proximity Resolution: Contact - 1-2 µm, Proximity - 5 µm Depth of focus poor Projection Reduce 5-10, stepper mode Resolution - 0.5 (λ/na) ~ 1 µm Depth of focus ~ Few µms Double-sided lithography Make alignment marks on both sides of wafer Use IR imaging to see through to back side Store image of front side marks; align to back

Materials for MEMS Substrates Silicon Glass Quartz Thin Films Polysilicon Silicon Dioxide, Silicon Nitride Metals Polymers Silicon crystal structure λ = 5.43 Å Wolf and Tauber Silicon Crystallography [001] z z z (110) [100] (100) x x (110) x (111) <100> y [010] Miller Indices (h k l) Planes Reciprocal of plane intercepts with axes Intercepts of normal to plane with plane (unique), {family} Directions Move one endpoint to origin [unique], <family> y {111} y

Silicon Crystallography 0 1/2 0 3/4 1/4 1/2 0 1/2 1/4 3/4 Angles between planes, between [abc] and [xyz] given by: ax+by+cz = (a,b,c) * (x,y,z) *cos(θ) 1 θ = Cos ((1 + 0 0) /(1)( ( 100),(111) + {100} and 45 {100} and {111} 54.74 and {111} 35.26, 90 and 144.74 0 1/2 0 3)) Silicon Crystal Origami {111} (111) (101) {111} (111) {100} (100) {111} (111) (101) [101][101] {111} (111) Silicon fold-up cube Adapted from Profs. Kris Pister and Jack Judy Print onto transparency Assemble inside out Visualize crystal plane orientations, intersections, and directions Judy (110) (011) {100} (010) [100] [100] (011) {111} (111) [001] [001] (110) {111} (111) {100} (001) (101) {100} (100) (101) [010] [010] {100} (001) {111} (111) (110) {111} (111) (011) {100} (010) (011) [011][011] [110] [110] (110) Judy, UCLA

Location of primary and secondary flats shows Crystal orientation Doping, n- or p-type Silicon Wafers Maluf Mechanical Properties of Silicon Crystalline silicon is a hard and brittle material that deforms elastically until it reaches its yield strength, at which point it breaks. Tensile yield strength = 7 GPa (~1500 lb suspended from 1 mm²) Young s Modulus near that of stainless steel {100} = 130 GPa; = 169 GPa; {111} = 188 GPa Mechanical properties uniform, no intrinsic stress Mechanical integrity up to 500 C Good thermal conductor, low thermal expansion coefficient High piezoresistivity

What is Bulk Micromachining? Bulk Etching of Silicon Etching modes Isotropic vs. anisotropic Reaction-limited Etch rate dependent on temperature Diffusion-limited Etch rate dependent on mixing Also dependent on layout and geometry, loading Maluf Choosing a method Desired shapes Etch depth and uniformity Surface roughness Process compatibility Safety, cost, availability, environmental impact adsorption surface reaction slowest step controls rate of reaction desorption

Wet Etch Variations, Crystalline Si Etch rate variation due to wet etch set-up Loss of reactive species through consumption Evaporation of liquids Poor mixing (etch product blocks diffusion of reactants) Contamination Applied potential Illumination Etch rate variation due to material being etched Impurities/dopants Etch rate variation due to layout Distribution of exposed area ~ loading Structure geometry Anisotropic Etching of Silicon Etching of Si with KOH Si + 2OH - Si(OH) 2 2+ + 4e - 4H 2 O + 4e - 4(OH) - + 2H 2 Crystal orientation relative etch rates :{100}:{111} = 600:400:1 {111} plane has three of its bonds below the surface {111} may form protective oxide quickly {111} smoother than other crystal planes <100> Maluf

KOH Etch Conditions 1 KOH : 2 H 2 O (wt.), stirred bath @ 80 C Si (100) 1.4 µm/min Etch masks Si 3 N 4 0 SiO 2 1-10 nm/min Photoresist, Al ~ fast Micromasking by H 2 bubbles leads to roughness Stirring displaces bubbles Oxidizer, surfactant additives Maluf Undercutting Convex corners bounded by {111} planes are attacked Maluf Ristic

Undercutting Convex corners bounded by {111} planes are attacked Corner Compensation Protect corners with compensation areas in layout Mesa array for self-assembly test structures, Smith and coworkers (1995) Hadley Chang Alien Technology

Corner Compensation Self-assembly microparts, Alien Technology Other Anisotropic Etchants TMAH, Tetramethyl ammonium hydroxide, 10-40 wt.% (90 C) Etch rate (100) = 0.5-1.5 µm/min Al safe, IC compatible Etch ratio (100)/(111) = 10-35 Etch masks: SiO 2, Si 3 N 4 ~ 0.05-0.25 nm/min Boron doped etch stop, up to 40 slower EDP (115 C) Carcinogenic, corrosive Etch rate (100) = 0.75 µm/min Al may be etched R(100) > R(110) > R(111) Etch ratio (100)/(111) = 35 Etch masks: SiO 2 ~ 0.2 nm/min, Si 3 N 4 ~ 0.1 nm/min Boron doped etch stop, 50 slower

Boron-Doped Etch Stop Control etch depth precisely with boron doping (p++) [B] > 10 20 cm -3 reduces KOH etch rate by 20-100 Gaseous or solid boron diffusion At high dopant level, injected electrons recombine with holes in valence band and are unavailable for reactions to give OH - Results Beams, suspended films 1-20 µm layers possible p++ not compatible with CMOS Buried p++ compatible Micronozzle Maluf

Microneedles Ken Wise group, University of Michigan Microneedles Wise group, University of Michigan

Microneedles Wise group, University of Michigan Electrochemical Etch Stop Electrochemical etch stop n-type epitaxial layer grown on p-type wafer forms p-n diode p > n electrical conduction p < n reverse bias current Passivation potential potential at which thin SiO 2 layer forms, different for p- and n-si Set-up p-n diode in reverse bias p-substrate floating etched n-layer above passivation potential not etched Maluf

Electrochemical Etch Stop Electrochemical etching on preprocessed CMOS wafers N-type Si well with circuits suspended from SiO 2 support beam Thermally and electrically isolated TMAH etchant, Al bond pads safe Reay et al. (1994) Kovacs group, Stanford U. Bulk micromachined pressure sensors Piezoresistivity change in electrical resistance due to mechanical stress In response to pressure load on thin Si film, piezoresistive elements change resistance Membrane deflection < 1 µm (100) Si diaphragm Bondpad R 2 RR 1 1 R 3 3 (111) (111) Pressure Sensors P-type diffused piezoresistor Metal conductors n-type epitaxial layer n-type epilayer, p-type substrate Deposit insulator Diffuse piezoresistors Deposit & pattern metal Electrochemical etch of backside cavity Backside port Etched cavity Anodically bonded Pyrex substrate Anodic bonding of glass Maluf

Pressure Sensors Only 150 400 900 µm 3 Catheter-tip pressure sensor, Lucas NovaSensor Isotropic Etching of Silicon pure HF reaction-limited HNA: hydrofluoric acid (HF), nitric acid (HNO 3 ) and acetic (CH 3 COOH) or water HNO 3 oxidizes Si to SiO 2 HF converts SiO 2 to soluble H 2 SiF 6 Acetic prevents dissociation of HNO 3 Etch masks SiO 2 etched at 30-80 nm/min Nonetching Au or Si 3 N 4 Robbins pure HNO 3 diffusion-limited

Isotropic Etching Examples Tjerkstra, 1997 5% (49%) HF : 80% (69%) HNO 3 : 15% H 2 O (by volume) Half-circular channels for chromatography Etch rate 0.8-1 µm/min Surface roughness 3 nm Pro and Con Easy to mold from rounded channels Etch rate and profile are highly agitation sensitive Dry Etching of Silicon Dry etching Plasma phase Vapor phase sheath Parameters Gas and species generated ~ ions, radicals, photons RF frequency, 13.56 MHz RF power, 10 s to 1000 s W Pressure, mtorr >100 Torr e - + CF 4 CF 3+ + F + 2e -

Plasma Etching of Silicon Plasma phase etching processes Sputtering Physical, nonselective, faceted Plasma etching Chemical, selective, isotropic Reactive ion etching (RIE) Physical and chemical, fairly selective, directional Inductively-coupled RIE Physical and chemical, fairly selective, directional (physical) Crystalline silicon Etch gases ~ fluorine, chlorinebased Reactive species ~ F, Cl, Cl 2 Products ~ SiF 4, SiCl 4 High-Aspect-Ratio Plasma Etching Deep reactive ion etching (DRIE) with inhibitor film Inductively-coupled plasma Bosch method for anisotropic etching, 1.5-4 µm/min Etch cycle (5-15 s) SF 6 (SF x + ) etches Si Deposition cycle (5-15 s) C 4 F 8 deposits fluorocarbon protective polymer (-CF 2 -) n Etch mask selectivity: SiO 2 ~ 200:1, photoresist ~ 100:1 Sidewall roughness: scalloping < 50 nm Sidewall angle: 90 ± 2 Maluf

DRIE Issues Etch rate is diffusion-limited and drops for narrow trenches Adjust mask layout to eliminate large disparities Adjust process parameters (etch rate slows to < 1 µm/min) Etch depth precision Etch stop ~ buried layer of SiO 2 Lateral undercut at Si/SiO 2 interface ~ footing Maluf DRIE Examples Comb-drive Actuator Keller, MEMS Precision Instruments

Electrospray Nozzle Advanced BioAnalytical Services G. A. Schultz et al., 2000. Vapor Phase Etching of Silicon Vapor-phase etchant XeF 2 2XeF 2(v) + Si (s) 2Xe (v) + SiF 4(v) Set-up Xe sublimes at room T Closed chamber, 1-4 Torr Pulsed to control exothermic heat of reaction Etch rates: 1-3 µm/min (up to 40), isotropic Etch masks: photoresist, SiO 2, Si 3 N 4, Al, metals Issues Etched surfaces have granular structure, 10 µm roughness Hazard: XeF 2 reacts with H 2 O in air to form Xe and HF Xactix

Etching with Xenon Difluoride Post processed CMOS inductor Pister group Laser-Driven Etching Laser-Assisted Chemical Etching Laser creates Cl radicals from Cl 2 ; Si converts to SiCl 4. Etch rate: 100,000 µm 3 /s; 3 min to etch 500 500 125 µm 3 trench Surface roughness: 30 nm RMS Serial process: patterned directly from CAD file Laser-assisted etching of a 500 500 µm 2 terraced silicon well. Each step is 6 µm deep. Revise, Inc.