OHMEGA-PLY INTEGRAL PLANAR RESISTORS: THE LOWER COST ALTERNATIVE By Daniel Brandler Ohmega Technologies, Inc.

Similar documents
IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

Embedding Passive and Active Components: PCB Design and Fabrication Process Variations

System in Package: Identified Technology Needs from the 2004 inemi Roadmap

Chapter 14. Designing with FineLine BGA Packages

(13) PCB fabrication / (2) Focused assembly

Welcome to Streamline Circuits Lunch & Learn. Design for Reliability & Cost Reduction of Advanced Rigid-Flex/Flex PCB Technology

2009 Technical Plan. TIG Chair: John Davignon T.C. / TIG Meeting Las Vegas, Nevada April 3, 2009

Embedded Passives..con0nued

Fairchild Semiconductor Application Note January 2001 Revised September Using BGA Packages

The Universal PCB Design Grid System

Close supply chain collaboration enables easy implementation of chip embedded power SiP

POWERFUL PRINTED CIRCUIT BOARD MANUFACTURING SOLUTIONS

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

14. Designing with FineLine BGA Packages

Building HDI Structures using Thin Films and Low Temperature Sintering Paste

All-Polyimide Thermal Interface Products

RF System in Packages using Integrated Passive Devices

Qualification and Performance Specification for High Frequency (Microwave) Printed Boards

DETC2002/DFM MODELING THE IMPACT OF EMBEDDING PASSIVES ON MANUFACTURING SYSTEM PERFORMANCE

JOINT INDUSTRY STANDARD

Challenges of Fan-Out WLP and Solution Alternatives John Almiranez

PASSIVE COMPONENT EMBEDDING IN PRINTED CIRCUIT BOARDS FOR SPACE APPLICATIONS

PRINTED CIRCUITS HANDBOOK

Welcome to the KEMET Ceramic Capacitor Flex Crack Mitigation product training module. This module will review sources of stress in surface mount

Increasing challenges for size and cost reduction,

Design for Flip-Chip and Chip-Size Package Technology

Meet the Demands of High-Temperature Applications With Thin Film Resistors

Analog Devices ADSP KS-160 SHARC Digital Signal Processor

Anti-Counterfeit, Advanced Microelectronics Packaging Solutions for Miniaturized Medical Devices

Thales vision & needs in advanced packaging for high end applications

12 Technical Paper. Key words: PPR electroplating, via fill, thermal management, through hole fill

1.3.2 Nanotechnology Nanoporosity Deposition Methods Dissolution Methods

Designing With High-Density BGA Packages for Altera Devices. Introduction. Overview of BGA Packages

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

The Effects of Board Design on Electroplated Copper Filled Thermal Vias for Heat Management

FABRICATING HIGH CURRENT, HEAVY COPPER PCBS

Alternative Approaches to 3-Dimensional Packaging and Interconnection

iniaturization of medical devices thanks to flexible substrates ISO 9001 certified

Future HDI An HDPUG project Proposal

IPC -7095C Design and Assembly Process Implementation For BGAs

ERNI USA Manufacturing Services

AN Recommendations for PCB assembly of DSN Document information

Design for Plastic Ball Grid Array Solder Joint Reliability. S.-W. R. Lee, J. H. Lau*

Innovative PCB Solutions. Win time and flexibility benefit from Swiss quality. THE PCB CHALLENGE Doing it together

NiP Resistor Manufacturing Overview

Design Rules & DFM for High-Speed Design

Development and Characterization of 300mm Large Panel ewlb (embedded Wafer Level BGA)

ELECTRONIC CONTRACT MANUFACTURING CIRCUIT BOARD ASSEMBLY CABLES AND HARNESSES SYSTEM INTEGRATION ENGINEERING

Lead Free, Zero Shrink, Substrate Bonded LTCC System

Board Assembly Roadmap

Effect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* S.-W. Lee, J.H.

Hybrid Materials Alternatives for Optimum Assembly. PTFE Based. Epoxy Hydrocarbon. Modified Epoxy

Conductive Adhesive Applications to Imprint Circuitry

We fill the gaps! Increase of the integration density of PCBs by filling of blind microvias and through holes with electroplated copper.

INEMI Packaging Substrate Workshop, Toyama, Japan, 2014 Challenges of Organic Substrates from EMS Perspective Weifeng Liu, Ph. D.

5. Packaging Technologies Trends

Typical Starting Points and Methodologies for Full Custom Analog Integrated Circuits and Micro-Systems Development and Manufacture. By SPG Staff.

PEC (Printed Electronic Circuit) process for LED interconnection

ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations

ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations

100 WAYS TO REDUCE COST

inemi Test and Inspection TIG

IPC-2221B APPENDIX A Version 2.0 June 2018

Flexible Printed Circuits Design Guide

Design and Assembly Process Implementation of 3D Components

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

!"#$#%&#'(() ) **+,-./01)2-,-.3)456,1) /0! **)

Worldwide IC Package Forecast (Executive Summary) Executive Summary

Prime Technology Inc.(PTI), Engineering Capability

NEW COPPER ELECTROLYTES FOR BLIND MICROVIA FILLING

S/C Packaging Assembly Challenges Using Organic Substrate Technology

Micron Semiconductor MT5C64K16A1DJ 64K x 16 SRAM

Polymer Nanocomposites, Printable and Flexible Technology for Electronic Packaging

Precision Engineered Parts

System-in-Package (SiP) on Wafer Level, Enabled by Fan-Out WLP (ewlb)

Two Chips Vertical Direction Embedded Miniaturized Package

Lead Free Assembly: A Practical Tool For Laminate Materials Selection

Introduction to Embedded Passives

Company Overview Markets Products- Capabilities

TMS320C6000 BGA Manufacturing Considerations

Mosel Vitelic MS62256CLL-70PC 256Kbit SRAM

Facedown Termination for Higher C/V - Lower ESL Conductive-Polymer SMT Capacitors

Oki M A-60J 16Mbit DRAM (EDO)

UMC UM F-7 2M-Bit SRAM

OMIKRON IMMERSION WHITE TIN. Florida CirTech, Inc. Greeley, Colorado USA. Revised 2/19/98

Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017

Cicor Group. Challenges along the value chain. Alexander Hagemann, CEO. Innovation for success I I 1

Review of Interconnect Stress Testing Protocols and Their Effectiveness in Screening Microvias

RELIABILITY PREDICTION REPORT FOR THE WT12-A VERSION 1.2. Prepared by. Bluegiga Technologies

Motorola MPA1016FN FPGA

Axiom Electronics LLC

USING INTEGRATED PLANAR THERMOSYPHON PCBs TO ENHANCE COOLING OF HIGH BRIGHTNESS LEDs

A Multilayer Process for 3D-Molded-Interconnect-Devices to Enable the Assembly of Area-Array Based Package Types

HTHG* (Z1-Foil) Vishay Foil Resistors

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

The Essential Role of DFx In The Lean Smart New Product Introduction (NPI) Flow

Electronic Design & Manufacture Hardware, Software and IoT Capabilities Under One Roof

Transcription:

OHMEGA-PLY INTEGRAL PLANAR RESISTORS: THE LOWER COST ALTERNATIVE By Daniel Brandler Ohmega Technologies, Inc. Printed circuit board designers are being forced to interconnect electronic devices of increasing I/O densities in smaller and smaller circuit board surface areas. This has resulted in the growing use of new circuit board technologies such as HDI, blind and buried vias, microvias and integral passive devices. There are numerous applications where package densification, electrical performance and/or reliability are the main objectives of the circuit board designer. In these applications, circuit board technologies are selected for use based on design, rather than economic, reasons. In many circuit board designs, however, cost is of primary importance and is the main determinate in which technologies are used in high-density applications. The perceived risks and higher costs associated with using integral passive devices are major concerns of the design community; however, Ohmega-Ply has been in volume production use in a variety of applications for over 25 years with a track record of superior performance and high reliability. In addition, the shift to newer circuit board technologies of greater interconnect densities makes the use of Ohmega-Ply an extremely cost effective alternative to discrete components. Ohmega-Ply is an Integral Planar (IP) resistor technology in which thin-film resistive elements are formed by using standard subtractive printed circuit board print-and-etch processing. These resistive elements are typically used as buried resistors in multilayer printed wiring boards or other high density interconnecting substrates. Ohmega-Ply IP designs are created with CAD/CAM layout tools. Resistor elements are shaped by simple design rules. The resistors are placed on existing layers depending on their function (i.e. parallel terminations on power planes; series termination on signal/logic planes). No new circuit layers are required. The focus of this paper will be to review how Ohmega-Ply can be cost effective in high-density circuit designs by reducing the overall substrate cost as well as by eliminating both the procurement and assembly of discrete surface mount resistors. Since conventional subtractive print and etch technologies are used to create the resistors, the area cost of the Ohmega-Ply material remains fixed, as does the processing costs, regardless of the number of resistors created. Therefore, the unit cost of an Ohmega-Ply resistor declines in proportion to the increase in the number of resistive elements required. Simple cost models have been employed to compare the unit cost of using Ohmega-Ply to the number of resistive elements in a given area. Table 1 is one such cost model.

This cost model compares the fixed Ohmega-Ply area cost to SMT chip resistor cost at various component densities. The cost of a chip resistor is an aggregate of its procurement and assembly costs and will vary by application, volume and OEM or contract assembler. In Table 1 a range of $0.01 to $0.05 per chip resistor is used although the actual cost may be either lower or higher than this range. The conversion cost of Ohmega-Ply (material and processing costs) will also vary by application, volume and board shop. The price charged by a board shop using Ohmega- Ply normally ranges from 1.5 to 2.0 times the material cost. Based on this formula, the added cost (per square inch of board area) to a circuit board using a layer of Ohmega-Ply is as follows: Volume: Prototype Low Medium High Ohmega-Ply Material $0.25 $0.20 $0.15 $0.11 Board conversion cost $0.37-$0.50 $0.30-$0.40 $0.22-$0.30 $0.16-$0.22 The volume costs above are based on a low volume annual requirement of approximately 1,000 square feet, a medium volume annual requirement of approximately 30,000 square feet and a high volume annual requirement of approximately 250,000 square feet. Based on the above costs, breakeven occurs between four and ten resistors per square inch of board area (or about 1 resistor per cm 2 ). However, this cost model does not take into consideration comparative substrate costs. The breakeven point merely shows the component density at which it becomes cost effective to utilize Ohmega-Ply as a replacement for SMT chip resistors. This simple analysis does not include other potential cost savings in using Ohmega-Ply such as reduced layer counts, reduced form factors and conversion of double sided to single sided SMT. Improved wireability due to the elimination of vias may allow a design to eliminate one or more layers of a multilayer circuit board. These other potential cost savings would reduce the resistor density required for breakeven. A more realistic cost model must take into consideration substrate and assembly metrics, component density, I/O density and wiring density. In fact, these are the primary determinates of when it is cost effective to use the Ohmega-Ply IP technology. The cost impact of using SMT chip resistors becomes significant as increasing circuit densities force a shift to more expensive interconnect technologies. These technology shifts are (in order of increasing complexity): Single-sided SMT changes to double-sided SMT Standard multilayer PCBs become sequentially built PCBs with buried vias Standard multilayer PCBs become HDI substrates with or without microvias The switch to Ohmega-Ply occurs when higher cost PCBs or HDI substrates must be used to interconnect SMT resistors. Embedding resistors into existing layers of a circuit board and using conventional PCB processing reduces the cost of the substrate by allowing for more conventional PCB technologies to be used. 2

The cost advantages of Ohmega-Ply are: Reduced substrate area costs resulting from smaller form factors Reduced substrate conversion costs (less need for added layers, build-up and/or HDI technologies) Higher levels of interconnection within the circuit board are necessary when active components densities and lead counts increase. This higher interconnection can be achieved through the use of finer lines and spaces, blind and buried vias, greater layer counts and HDI substrates. These technologies include microvias and/or build-up layer technologies that add significant cost to the substrate. In addition, the higher component densities add cost to the assembled board. By using Ohmega-Ply the total area required for component placement and interconnection decreases. For high-speed digital electronics with passive to active component ratios greater than 15 to 1, the area cost reduction can exceed 30% of the total board area. Furthermore, if increased component and I/O densities force a change in board construction to incorporate advanced technologies like blind and buried vias or microvias, then using Ohmega-Ply will allow for simpler and less costly circuit boards. The additional cost to the final circuit board using Ohmega-Ply was shown to be approximately $0.16 to $0.40 per square inch of board area depending on volume. When the area cost increase of an alternative design using advanced circuit technology without Ohmega-Ply exceeds this amount then the use of Ohmega-Ply is compelling. However, the OEM and/or designer may not recognize the potential cost savings of Ohmega- Ply until after an alternative and more expensive technology is adopted. What is needed then for design cost optimization is an advanced technology cost model that predicts HDI substrate and passive SMT costs based on density metrics. The advanced technology cost model (Table 2) shows that density metrics such as component density, I/O density and wiring density (interconnectivity) are the primary determinates of the use of integral passive components for cost optimization. This model shows that Ohmega-Ply use is indicated at complexity levels of 100 to 200 I/Os per square inch or interconnect densities of 100 to 160 inches per square inch. Continued use of discrete SMT resistors beyond this range drives up costs as increasing densities force the shift to more expensive interconnect technologies. These density metrics are a measure of substrate and assembly complexity and cost and are based on comparative PCB designs. The wiring density numbers are calculated by standard interconnectivity equations that relate component pitch and density (I/O s per part and parts per square inch) to inches per square inch of wiring. 3

Following is a comparison of some of these technologies (per square inch of board area). The comparison is based on an application requiring 10 resistors per square inch of board area: Cost Adder Total Cost SMT Cost Total Cost, Bare Substrate Type Substrate bare board (resistors) board + resistors Standard 6-lyr w/smt ---- $0.12 $0.20 $0.32 Standard 6-lyr w/ohmega $0.20 $0.32 ---- $0.32 Microvia 4-lyr w/smt $0.46 $0.58 $0.20 $0.66 Sequential Build 6-lyr $0.49 $0.61 $0.20 $0.81 (buried vias w/smt) Source: NEMI Draft Technical roadmap 2000 In most applications the PCB designer will use the lowest cost technology available that meets the product specifications, performance and reliability requirements. Although added material cost of using Ohmega-Ply as a replacement for SMT chip resistors is a factor, the more significant cost adder to a circuit design is the shift to a more advanced board technology than is necessary due to a lack of board area real estate or the use of array packaging and the need to terminate leads within the array. As a result, resistor densities far lower than those indicated in the Table 1 cost model can justify the use of Ohmega-Ply for economic reasons. In addition to the other benefits of Ohmega-Ply, it is the opportunity for substrate cost reduction plus the coat advantages arising from the elimination of SMT chip resistors that will drive the use of Ohmega-Ply. For a given design, the maximum component density, the average I/O density and the required interconnectivity (inches/square inch of wiring) are the primary determinates of the use of Ohmega-Ply IP resistors for cost optimization. As technology forces the designer to more advanced circuit board technologies, Ohmega-Ply becomes the lower cost alternative. 4

Typical Board Cost Adder Per Layer of Various (Discount) Levels 90 CENTS/in 2 80 70 60 50 40 Discrete Resistor Cost At $0.01/Discrete At $0.05/Discrete Ohmega-Ply Cost Adder Low Volume Medium/Low Volume Medium/High Volume High Volume 30 20 10 0 0 2 4 6 8 10 12 14 16 18 COMPONENT DENSITY/in 2 TABLE 1

Advanced Technology Chart SMT versus Ohmega-Ply 100 Component Density (parts/sqin) 10 SMT Region Substrate Wiring Density 160 inches/square inch Ohmega-Ply Region Assembly Complexity 100 I/Os / square inch 1 1 10 100 I/O Count (average/part) Table 2 Daniel Brandler Ohmega Technologies, Inc. 6