CMOS Manufacturing Process

Similar documents
Manufacturing Process

Manufacturing Process

ECE 659. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, Digital EE141 Integrated Circuits 2nd Manufacturing.

We are moving to 155 Donner Lab From Thursday, Feb 2 We will be able to accommodate everyone!

9/4/2008 GMU, ECE 680 Physical VLSI Design

Manufacturing Process

CMOS Manufacturing process. Design rule set

Chapter 2 Manufacturing Process

Lecture 1A: Manufacturing& Layout

Cost of Integrated Circuits

CMOS Manufacturing process. Circuit designer. Design rule set. Process engineer. Set of optical masks. Fabrication process.

ECE321 Electronics I

FABRICATION of MOSFETs

CS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing

VLSI PROCESS TECHNOLOGY By ER. HIMANSHU SHARMA

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

ECE520 VLSI Design. Lecture 7: CMOS Manufacturing Process. Payman Zarkesh-Ha

CMOS FABRICATION. n WELL PROCESS

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

EEC 118 Lecture #5: MOS Fabrication. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

EE 560 FABRICATION OF MOS CIRCUITS. Kenneth R. Laker, University of Pennsylvania

Integrated Circuits & Systems

Department of Electrical Engineering. Jungli, Taiwan

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

Fabrication and Layout

CHAPTER - 4 CMOS PROCESSING TECHNOLOGY

Chapter 3 CMOS processing technology

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

VLSI Design and Simulation

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Isolation Technology. Dr. Lynn Fuller

EE CMOS TECHNOLOGY- Chapter 2 in the Text

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

Fabrication and Layout

Intel Pentium Processor W/MMX

VLSI Systems and Computer Architecture Lab

EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:

Chapter 4 : ULSI Process Integration (0.18 m CMOS Process)

Motorola PC603R Microprocessor

Lattice 3256A-90LM PLD

Process Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

Analog Devices ADSP KS-160 SHARC Digital Signal Processor

Process Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow

Chapter 2 Problems. The CMOS technology we need to realize is shown below, from Figure 1-34 in the text. S P + N P + N WELL P +

conductor - gate insulator source gate n substrate conductor - gate insulator gate substrate n open switch closed switch however: closed however:

Xilinx XC4036XL-1C FPGA

Lecture #18 Fabrication OUTLINE

EE 330 Lecture 9. IC Fabrication Technology Part 2

Czochralski Crystal Growth

Xilinx XC4036EX FPGA

Lecture 0: Introduction

ASIC Physical Design CMOS Processes

Microfabrication of Integrated Circuits

Schematic creation of MOS field effect transistor.

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

EE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion

Micron Semiconductor MT5C64K16A1DJ 64K x 16 SRAM

EE 434 Lecture 9. IC Fabrication Technology

Mosel Vitelic MS62256CLL-70PC 256Kbit SRAM

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1

CMOS Processing Technology

National Semiconductor LM2672 Simple Switcher Voltage Regulator

DEC SA-110S StrongARM 32-Bit Microprocessor

CMOS Processing Technology

NEC 79VR5000 RISC Microprocessor

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

Rockwell R RF to IF Down Converter

NKK NR4645LQF Bit RISC Microprocessor

Complexity of IC Metallization. Early 21 st Century IC Technology

Lecture 2. Fabrication and Layout

This Appendix discusses the main IC fabrication processes.

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin

Lattice isplsi1032e CPLD

Altera EPM7128SQC EPLD

Review of CMOS Processing Technology

Oki M A-60J 16Mbit DRAM (EDO)

Micron Semiconductor MT4LC16M4H9 64Mbit DRAM

THE MANUFACTURING PROCESS

1

CMOS VLSI Design. Introduction. All materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN. Introduction

IC Fabrication Technology Part III Devices in Semiconductor Processes

Complementary Metal-Oxide-Semiconductor Very Large-Scale Integrated Circuit Design

Lect. 2: Basics of Si Technology

Complementary Metal Oxide Semiconductor (CMOS)

INTEGRATED-CIRCUIT TECHNOLOGY

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Motorola MC68360EM25VC Communication Controller

VLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris

EE 143 CMOS Process Flow

Maximum MAX662 12V DC-DC Converter

Lecture 200 BiCMOS Technology (12/12/01) Page 200-1

Dallas Semicoductor DS80C320 Microcontroller

Silicon Wafer Processing PAKAGING AND TEST

UMC UM F-7 2M-Bit SRAM

Transcription:

CMOS Manufacturing Process

CMOS Process

A Modern CMOS Process gate-oxide TiSi 2 AlCu Tungsten SiO 2 n+ p-well p-epi poly n-well p+ SiO 2 p+ Dual-Well Trench-Isolated CMOS Process

Circuit Under Design V DD V DD M2 M4 V in V out V out2 M1 M3 This two-inverter circuit (of Figure 3.25 in the text) will be manufactured in a twin-well process.

Circuit Layout

The For a great tour through the process and its different steps, check http://www.fullman.com/semiconductors/semiconductors.html For a complete walk-through of the process (64 steps), check the Book web-page http://bwrc.eecs.berkeley.edu/classes/icbook

Photo-Lithographic Process oxidation optical mask photoresist removal (ashing) photoresist coating stepper exposure process step Typical operations in a single photolithographic cycle (from [Fullman]). spin, rinse, dry acid etch photoresist development

Patterning of SiO2 Si-substrate (a) Silicon base material Si-substrate (b) After oxidation and deposition of negative photoresist Si-substrate (c) Stepper exposure Photoresist SiO 2 UV-light Patterned optical mask Exposed resist Si-substrate Si-substrate Hardened resist SiO 2 (d) After development and etching of resist, chemical or plasma etch of SiO 2 Si-substrate (e) After etching Chemical or plasma etch Hardened resist SiO 2 SiO 2 (f) Final result after removal of resist

CMOS Process at a Glance Define active areas Etch and fill trenches Implant well regions Deposit and pattern polysilicon layer Implant source and drain regions and substrate contacts Create contact and via windows Deposit and pattern metal layers

CMOS Process Walk-Through p-epi p+ (a) Base material: p+ substrate with p-epilayer p-epi p+ SiN 3 4 SiO 2 (b) After deposition of gate-oxide and sacrificial nitride (acts as a buffer layer) p+ (c) After plasma etch of insulating trenches using the inverse of the active area mask

CMOS Process Walk-Through SiO 2 (d) After trench filling, CMP planarization, and removal of sacrificial nitride n (e) After n-well and V Tp adjust implants p (f) After p-well and V Tn adjust implants

CMOS Process Walk-Through poly(silicon) (g) After polysilicon deposition and etch n+ p+ (h) After n+ source/drain and p+source/drain implants. These steps also dope the polysilicon. SiO 2 (i) After deposition of SiO 2 insulator and contact hole etch.

CMOS Process Walk-Through Al (j) After deposition and patterning of first Al layer. Al SiO 2 (k) After deposition of SiO 2 insulator, etching of via s, deposition and patterning of second layer of Al.

Advanced Metalization

Advanced Metalization

Design Rules Jan M. Rabaey

3D Perspective Polysilicon Aluminum

Design Rules Interface between designer and process engineer Guidelines for constructing process masks Unit dimension: Minimum line width» scalable design rules: lambda parameter» absolute dimensions (micron rules)

CMOS Process Layers Layer Well (p,n) Active Area (n+,p+) Select (p+,n+) Polysilicon Metal1 Metal2 Contact To Poly Contact To Diffusion Via Color Yellow Green Green Red Blue Magenta Black Black Black Representation

Layers in 0.25 µm CMOS process

Intra-Layer Design Rules Same Potential Different Potential Well 10 0 or 6 9 Polysilicon 2 2 Active Select 3 3 2 Contact or Via Hole 2 2 Metal1 Metal2 3 3 4 3

Transistor Layout Transistor 1 3 2 5

Vias and Contacts 2 1 Via 1 4 5 Metal to Active Contact 1 Metal to Poly Contact 3 2 2 2

Select Layer 3 2 2 Select 1 3 3 2 5 Substrate Well

CMOS Inverter Layout GND In V DD A A Out (a) Layout A A p-substrate n Field Oxide n + (b) Cross-Section along A-A p +

Layout Editor

Design Rule Checker poly_not_fet to all_diff minimum spacing = 0.14 um.

Sticks Diagram V DD 3 In 1 Out Dimensionless layout entities Only topology is important Final layout generated by compaction program GND Stick diagram of inverter