State of the art quality of a GeOx interfacial passivation layer formed on Ge(001)

Similar documents
Passivation of InAs and GaSb with novel high dielectrics

X-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition

Annealing Effect on the Electrical Properties of La 2 O 3 /InGaAs MOS Capacitors

Electrical characteristics of atomic layer deposited lanthanum oxide (La 2 O 3 ) films on In 0.53 Ga 0.47 As channel

Heterostructures of Oxides and Semiconductors - Growth and Structural Studies

Atomic Layer Deposition (ALD)

Interface Properties of La-silicate MOS Capacitors with Tungsten Carbide Gate Electrode for Scaled EOT

Nagatsuta, Midori-ku, Yokohama , Japan. Technology, 4259-S2-20 Nagatsuta, Midori-ku, Yokohama , Japan

Effect of annealing temperature on the electrical properties of HfAlO thin films. Chun Lia, Zhiwei Heb*

Passivation of SiO 2 /Si Interfaces Using High-Pressure-H 2 O-Vapor Heating

More on oxidation. Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide

Electrical characteristics of Gd 2 O 3 thin film deposited on Si substrate

Molecular Beam Epitaxy Growth of GaAs 1-x Bi x

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

Low temperature deposition of thin passivation layers by plasma ALD

Annual Meeting. North Carolina State University Dr. Veena Misra. January 17 19, 2017 December

Passivation of SiO 2 /SiC Interface with La 2 O 3 Capped Oxidation

Dublin City University School of Physical Sciences

Atomic Layer Deposition. ALD process solutions using FlexAL and OpAL

Optional shutter. Optional shutter

Aqueous Ammonium Sulfide Passivation and Si 1-x Ge x MOSCaps

2007 IEEE International Conference on Electron Devices and Solid-State Circuits

ALD of Scandium Oxide from Tris(N,N -diisopropylacetamidinato)scandium and Water

Instructor: Dr. M. Razaghi. Silicon Oxidation

Supplementary Figure S1 Photograph of MoS 2 and WS 2 flakes exfoliated by different metal naphthalenide (metal = Na, K, Li), and dispersed in water.

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:

BEOL PRE-METALLIZATION WET CLEAN: POST-ETCH RESIDUE REMOVAL AND METAL COMPATIBILITY

Atomic-Layer-Deposition of HfO 2 on Si and Ge Substrates from Hafnium Tetrakis(diethylamino) and Water

Czochralski Crystal Growth

Ultra Low Resistance Ohmic Contacts to InGaAs/InP

Review Literature for Mosfet Devices Using High- K

EE THERMAL OXIDATION - Chapter 6. Basic Concepts

Materials Characterization

Materials stability, band alignment and defects in post-si CMOS nanoelectronics

Highly Reliable Low Temperature Ultrathin Oxides Grown Using N 2 O Plasma

Kinetics of Silicon Oxidation in a Rapid Thermal Processor

Hafnium silicate and nitrided hafnium silicate as gate dielectric candidates for SiGe-based CMOS technology

Epitaxial MoSe 2 semiconductor heterostructures on AlN/Si(111) substrates A. Dimoulas, NCSR DEMOKRITOS

Low D it High-k/In 0.53 Ga 0.47 As Gate Stack with CET down to 0.73 nm and Thermally Stable Silicide Contact by Suppression of Interfacial Reaction

Silicon Wafer Processing PAKAGING AND TEST

Electrical Characteristics of Rare Earth (La, Ce, Pr and Tm) Oxides/Silicates Gate Dielectric

Processing of Semiconducting Materials Prof. Pallab Banerjee Department of Material Science Indian Institute of Technology, Kharagpur

1. Aluminum alloys for direct contacts. 1.1 Advantages of aluminum alloys for direct contacts

PEAK EFFICIENCIES WITH FALLING MANUFACTURING COSTS

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

Study on the hydrogenated ZnO-based thin film transistors

Nucleation and growth of nanostructures and films. Seongshik (Sean) Oh

Effects of post-metallization annealing of high-k dielectric thin films grown by MOMBE

Doping and Oxidation

Fabrication of MoS 2 Thin Film Transistors via Novel Solution Processed Selective Area Deposition

STUDY OF INFLUENCE OF IN SITU CLEANING PROCESS ON THE QUALITY OF PECVD SiO 2 / LPCVD POLYSILICON INTERFACE

METAL OXIDE SEMICONDUCTOR (MOS) DEVICES. Term Paper Topic: Hafnium-based High-K Gate Dielectrics

Chapter 3. In this chapter, we use sol-gel method to combine three high-k precursors, i.e. HfCl 4, ZrCl 4 and SiCl 4 together to form hafnium silicate

Detectors and Coatings for Efficient Systems for Future UV Astronomy

Reliability and Stability Issues for Lanthanum Silicate as a High-K Dielectric. Raleigh NC 27695, USA. Raleigh NC 27695, USA

Summary and Scope for further study

The Impact of Capping on the Mobility and Thermal Stability of Organic Thin Film Transistors

Interface Structure and Charge Trapping in HfO 2 -based MOSFETS

Practical Technique for Restraining Differential Charging in X-ray Photoelectron Spectroscopy: Os Coating

ATOMIC LAYER DEPOSITION OF 2D TRANSITION METAL DICHALOGENIDES

Characterization and control of defect states of polycrystalline silicon thin film transistor fabricated by laser crystallization

Development of Low Temperature Oxidation Process Using Ozone For VlSI

THERMAL OXIDATION - Chapter 6 Basic Concepts

Chapter 4. UEEP2613 Microelectronic Fabrication. Oxidation

MOS Front-End. Field effect transistor

High-Resolution, Electrohydrodynamic Inkjet Printing of Stretchable, Metal Oxide Semiconductor Transistors with High Performances

MATERIALS. Silicon Wafers... J 04 J 01. MATERIALS / Inorganics & thin films guide

Growth and characterization of tensile strained Ge on Ge 1-x Sn x buffers for novel channel layers

MICROCHIP MANUFACTURING by S. Wolf

CHARACTERIZATION OF HAFNIUM OXIDE FILM DEPOSITED USING ATOMIC LAYER DEPOSITION SYSTEM

2006 UPDATE METROLOGY

SEMATECH Symposium Korea 2012 Practical Analysis Techniques of Nanostructured Semiconductors by Electron Microscopy

Fairchild Semiconductor Application Note June 1983 Revised March 2003

Oxide Growth. 1. Introduction

MOLYBDENUM AS A GATE ELECTRODE FOR DEEP SUB-MICRON CMOS TECHNOLOGY

Semiconductor Device Fabrication

THE PENNSYLVANIA STATE UNIVERSITY SCHREYER HONORS COLLEGE DEPARTMENT OF ENGINEERING SCIENCE AND MECHANICS

行政院國家科學委員會補助專題研究計畫成果報告

Schottky Tunnel Contacts for Efficient Coupling of Photovoltaics and Catalysts

ECE 541/ME 541 Microelectronic Fabrication Techniques

Amorphous and Polycrystalline Thin-Film Transistors

Lecture 4. Oxidation (applies to Si and SiC only) Reading: Chapter 4

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

RHEED AND XPS STUDIES OF THE DECOMPOSITION OF SILICON DIOXIDE BY THE BOMBARDMENT OF METAL IONS

Polycrystalline Silicon Thin-Film Transistors Fabricated by Defect Reduction Methods

OPTIMIZATION STABILITY OF GATE DIELECTRICS ON GALLIUM NITRIDE

Growth of Gate Oxides on 4H SiC by NO at Low Partial Pressures

Red luminescence from Si quantum dots embedded in SiO x films grown with controlled stoichiometry

Quarterly Report EPRI Agreement W

PROTON RADIATION AND THERMAL STABILTY OF GALLIUM NITRIDE AND GALLIUM NITRIDE DEVICES

Hot-wire deposited intrinsic amorphous silicon

A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process

InGaAs (110) surface cleaning using atomic hydrogen Tyler Kent 1, Mary Edmonds 1, Ravi Droopad 3, Andrew C. Kummel 1,2,a

Atomic Layer Deposition of Novel High Dielectric Constant Materials

2-1 Introduction The demand for high-density, low-cost, low-power consumption,

For Si and Compound Semiconductors

Amorphous Silicon Solar Cells

Scanning Transmission Electron Microscopy of Thin Oxides

High Density Iron Silicide Nanodots Formed by Ultrathin SiO 2 Film Technique

Transcription:

APPLICATION NOTE State of the art quality of a Ox interfacial passivation layer formed on (001) Summary A number of research efforts have been made to realize Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) on rmanium () substrates. The choice of as the engineered channel for n-mos is due to its attractive intrinsic properties (lower effective mass and higher hole mobility of carrier for increasing driving current, and smaller optical bandgap for broader absorption wavelength spectrum). The main challenge to implement high-k dielectrics on -based devices consists in identifying a proper surface passivation method to promote a low density of interfacial states ( ) and a high channel mobility. The purpose of this application note is to present such passivation method, using Ox as an Interfacial Passivation Layer (IPL) between (001) and Al in order to minimize the formation of in the oxide/ interface which leads to the Fermi Level Pinning (FLP). Work was carried out at Riber Si//III-V Process Technology Center, in Belgium, in collaboration with IMEC team. Growths were carried out in the MBD 9 system. Thickness uniformity has been controlled by ellipsometry. Structural analyses have been investigated by X-Ray Reflection (XRR). Finally, electrical properties were investigated by I-V and C-V. For more information, please contact: RIBER- 31, rue Casimir Périer, B.P 70083, 95873 Bezons, France- Tel: +33 (0)1 39 96 65 91 Fax: +33 (0)1 39 7 5 6 email:customerservice@riber.fr Internet: www.riber.com

Equipment Riber/IMEC system is made of two growth reactors connected to a complete automated UHV cluster tool for wafer transfer operations. Reactors are designed under the same plateform as Riber best seller multi-wafer production system, the MBE 9. The first reactor, the MBE 9, is dedicated for the growth of III-V semiconductors. Reactor is equipped with standard effusion cells for main materials, Ga, In, Al, model ABN 700, with dopant effusion cells for Si, Be, model ABN 160 and with Valved cracker for Arsenic, model VAC 000. The second reactor, the MBD 9, patented by Riber is designed to work under oxygen environment. Reactor is equipped with an Al effusion cell, model ABN 700, a multi-pocket E-gun for Hf, Ti, Ta, Si, La and with an oxygen plasma source. Riber UHV cluster tool, allows to load/unload and transfer automatically wafers from one chamber to another. A wafer preparation module is also attached to the cluster tool. This module is equipped with N and H plasma sources and with H Se, H S, NH 3 and O gas box. Structure growth (001) - x1 Fig. 1: RHEED pattern of a streak (001) - x1, after deoxidation of the native oxide. 1- Desorption of native oxide on (001) substrate Prior to introduction to the MBD reactor, -inch n- (001) substrate is chemically treated. Substrate is then introduced into the preparation module and heated to up to 700 C to thermally remove in-situ the remaining native oxide, leaving behind a clean reconstructed (001) x1 pattern, as shown on figure 1. - In-situ O formation Exposure of the surface to an atomic oxygen flux, at a low temperature of about 150 C results i n the formation of a fully amorphous O layer. Y (mm) 50 0 30 0 10 0-10 -0-30 -0-50 -50-0 -30-0 -10 0 10 0 30 0 50 X (mm) 6,600 6,550 6,500 6,50 6,00 6,350 6,300 6,50 3- Al formation An amorphous layer of 5nm of Al is deposited on top of the O by combining Aluminum evaporation with an atomic oxygen flux at a temperature of about 50 C. Ellipsometry mapping, figure, shows an excellent thickness uniformity on the whole sample (± %). Fig. : Ellipsometry mapping of a 5nm Al

Pt 5nm Al 1. nm O x IPL (001) - x1 Fig. 3: Formation of a Pt/AlO3 /Ox/ stack. - Pt deposition Finally, 50nm Pt dots are evaporated ex-situ, through a shadow mask, to make electrical contacts on the capacitor, figure 3. Capitance-Voltage (C-V) and Current-Voltage (I-V) measurements are performed in a probe station. To reduce significantly DIT formation and increase electrical properties, several Forming Gas Annealing experiments have been carried out on the stack. 3d 6.nm Al Fig. : TEM analysis of a 5nm AlO3 / 1.nm AlOx/ (001) stack. AlOx O O O O Results 1- Structural properties TEM analysis High resolution cross-sectional TEM picture, figure, taken along <100> of a stack, demonstrates the good homogeneity of the Al layer and the absence of structural defects like pinholes. Moreover, the Al thin film is completely amorphous with no crystallites in the layer. TEM picture also shows a sharp and uniform interface between AlOx and (see step 3 below). - Structural properties XPS analysis Complete XPS analysis has been processed at each step of the growth process. Intensity (arb. units) (a) 3d O (b) 3d (001) - x1 Ox IPL (001) - x1 Step 1: desorption of the native oxide: spectrum 5a shows no -O peak after deoxidation, result of an oxygen-free clean (001) surface. This step is performed in the preparation module. Step : In-situ O formation: XPS analysis recorded (figure 5b) after 1.nm thick Ox layer deposited on substrate results in a binding energy gap of ~ 3.5 ev between and Ox peak which demonstrates that has been completely oxidized on the required thickness and hence the precise control of all the growth parameters. (c) AlO X 36 3 3 30 8 Binding energy (ev) Fig. 5: XPS analysis of the successive growth steps. Al AlO x IPL (001) - x1 Step 3: Deposition of Al on Ox/: Deposition of 6.nm of Al leads to a peak energy shifting towards lower energies, figure 5c. Binding energy gap of.5 ev is a consequence of an intermixing between Ox and Al which results in the formation of a AlOx layer.

Capacitance (µf/cm ) Capacitance (µf/cm ) 0.6 0. 0. - Reduced frequency dispersion in accumulation and depletion -1 100 Hz 0 1 Gate voltage (V) 1 MHz peak reduced FGA @ 00 C Fig. 7: C-V characteristic of Pt/9nm Al /1.nm O / /n- (001) MOS structure, exposed to FGA (10% H/90%N for 5 minutes at 00 C). (cm -.ev -1 ) Inversion response saturated by traps 0.6 0. 0. - Huge quantity of interface states -1 0 1 Gate voltage (V) Frequency dispersion in accumulation Fig. 6: C-V characteristic of as deposited Pt/9nm Al /1.nm Ox/ /n-(001) MOS structure. 10 13 10 1 10 11 0.0 n-/9nm Al /Pt FGA @ 00 C 0.5 0.30 0.35 100 Hz 0.0 Energy E-E V (ev) 1 MHz n-/0.7 nm O /9nm Al /Pt n-/1. nm O /9nm Al /Pt FGA @ 500 C 0.5 @RT 0.50 Fig. 8: as a function of the Energy for different MOS structures: Pt/Al /n-, Pt/Al /O /n- with and without FGA exposition. 3- Electrical properties C-V as deposited Room temperature C-V characterizations of Pt/Al /O x /n-(001) MOS structures have been measured at different frequencies (from 100Hz to 1MHz). The as-deposited C-V curve (figure 6) exhibits high frequency dispersion in accumulation. Moreover, the inversion response seems to be saturated by traps. Finally, the high bumps confirm the presence of huge amount of, leading to the Fermi Level Pinning. - Electrical properties C-V after FGA The same electrical study has been carried out on MOS structures exposed to FGA (10% H / 90% N for 5 min at 00 C). C-V curves show tremendous improvements as shown on figure 7. Indeed frequency dispersion in accumulation and depletion are much lower than previously (figure 6) without FGA. bumps has been drastically reduced. 5- Electrical properties - extraction of MOS structures with different Ox IPL thickness (0.7nm and 1.nm) have been grown and compared, in order to demonstrate the impact on the amount of. Figure 8, representing formation function of the energy, clearly shows the necessity of the O IPL layer to decrease the presence of MOS structure were then exposed to FGA under the same conditions but at two temperatures, 00 C and 500 C, for 5 minutes. Again, figure 8 shows the importance of the annealing step. is drastically reduced after FGA and electrical properties are radically improved. Optimal conditions were reached at 00 C.

J G @(V G -V FB )=1V(A/cm ) 0,01 1E-3 1E- 1E-5 1E-6 1E-7 1E-8 3 5 6 7 8 9 10 Al thickness on 1.-nm-thick O x layer Fig. 9: Leakage current as a function of AlO3 thickness on 1.nm thick O/ (001). Fig. 10: Electron mobility as a function of the gate voltage for transistor structures based on Pt/AlO3/O/n- 6- Electrical properties Leakage current Figure 9 shows the impact of the Al thickness on the leakage current density of the Pt/Al /O / MOS structure. Below 5nm, Al becomes leaky. 7- Electron mobility of transistor Figure 10 shows the electron mobility of a transistor based on such passivation stack. World record mobility 50cm²/Vs is obtained. Conclusion This work investigated Al /O / materials combination using molecular beam deposition technique. Results demonstrated that the fully automated Riber MBD 9-00mm deposition system, equipped with market leading effusion sources and latest technical accessories, provides an excellent control of the growth parameters, reproducible growth to growth conditions, delivering state of the art results. Besides, we demonstrated that in-situ controlled O growth between substrate and Al dielectric provides an efficient passivation of Pt/Al /O / stacks, significantly decreasing. About PTC Riber PTC in collaboration with IMEC, Belgium, allows customers and prospective users to test the MBD 9-00mm for growth of structures or target specific device properties to enhance and accelerate their process knowledge. Training courses may be tailored to meet individual requirements. Experience accumulated in advance of system delivery saves month process development. 608 30 N 5 March 010- document property of Riber