LAM 490 Etch Recipes. Dr. Lynn Fuller

Similar documents
LAM4600 Plasma Etch Tool Recipes Dr. Lynn Fuller

MEMS Surface Fabrication

LAM4600 Plasma Etch Tool Recipes Dr. Lynn Fuller Webpage:

Process Improvement Projects May 2006 Dr. Lynn Fuller

Summary of Selected EMCR650/731 Projects for Jeremiah Hebding Dr. Lynn Fuller

Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller

Drytech Quad Etch Recipes Dr. Lynn Fuller Mike Aquilino Microelectronic Engineering

Rapid Thermal Processing (RTP) Dr. Lynn Fuller

Bulk MEMS Fabrication Details Dr. Lynn Fuller, Casey Gonta, Patsy Cadareanu

Summary of Selected EMCR732 Projects for Spring 2005 Mike Aquilino Dr. Lynn Fuller

Microelectromechanical Systems (MEMs) Unit Processes for MEMs Etching

Dr. Lynn Fuller Webpage:

Isolation Technology. Dr. Lynn Fuller

Surface MEMS Fabrication Details Dr. Lynn Fuller, Adam Wardas, Casey Gonta, Patsy Cadareanu

Wafer Cleaning and Oxide Growth Laboratory Dr. Lynn Fuller Webpage:

(12) United States Patent (10) Patent No.: US 6,461,974 B1

TANOS Charge-Trapping Flash Memory Structures

Chapter 4 : ULSI Process Integration (0.18 m CMOS Process)

Application of SEERS to real time Plasma Monitoring in Production at different FABs

Piezoresistance in Silicon. Dr. Lynn Fuller

A Deep Silicon RIE Primer Bosch Etching of Deep Structures in Silicon

Dr. Lynn Fuller, Motorola Professor Steven Sudirgo, Graduate Student

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

NMOS Transistor Design and Fabrication for S-Parameter Extraction

Advanced CMOS Process Technology Part 3 Dr. Lynn Fuller

Surface MEMS Fabrication Blog Dr. Lynn Fuller, Adam Wardas Webpage:

Amorphous Carbon Hard Mask for Multiple Patterning Lithography

RIT s Sub-CMOS Process (Leff < 1.0 µm) Dr. Lynn Fuller Suraj Bhaskaran and Ivan Puchades

RIT s Advanced CMOS Process l=0.25 µm, L poly = 0.5 µm, L eff = 100nm

RIT s Sub-CMOS Process (Leff < 1.0 µm) Dr. Lynn Fuller Suraj Bhaskaran and Ivan Puchades

Use of Spectrograph-based OES for SiN Etch Selectivity and Endpoint Optimization

CMOS Factory Laboratory

EE143 Microfabrication Technology Fall 2009 Homework #2 - Answers

Arcing prevention by dry clean optimization using plasma parameter monitoring

Isolation of elements

All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to

Processing of III-Nitride (I) (Courtesy of Grace Xing at Notre Dame)

Micro/Nano Technology Center University of Louisville. Dry Etch Capabilities. NNCI Etch Workshop May 24-25, 2016

EE C245 / ME C Cory. symmetric in both. polysilicon.

Hybrid BARC approaches for FEOL and BEOL integration

CMP Process Development for Shallow Trench Isolation (STI)

Plasma-Enhanced Chemical Vapor Deposition

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Procedure to deposit Gold only on the sidewalls of rectangular nanostructures and its applications

EE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #9

Supporting Information

EE 434 Lecture 9. IC Fabrication Technology

Endpoint Detection of Low Open Area Contact Nitride Etches by Use of Optical Emission Spectroscopy in an APC Compatible Multi-Sensor Platform

MANUAL FOR SPTS APS (DIELECTRICS ETCHER)

Process Development of Sidewall Spacer Features for Sub-300nm Dense Silicon FinFETs

A Functional Micro-Solid Oxide Fuel Cell with. Nanometer Freestanding Electrolyte

Thin. Smooth. Diamond.

Nitride Deposition SOP Page 1 of 14 Revision

Thin. Smooth. Diamond.

INTEGRATED-CIRCUIT TECHNOLOGY

Strategy and Roadmap. Dr. Michael Klick. 4th Workshop on Self Excited Plasma Spectroscopy Hilton Salon Europa, April 18th, 2007, Dresden, Germany

(12) United States Patent (10) Patent No.: US 6,297,162 B1. Jang et al. (45) Date of Patent: Oct. 2, Primary Examiner Benjamin L.

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

Bruce Furnace Recipes Dr. Lynn Fuller Webpage: Electrical and Microelectronic Engineering

STUDY OF INFLUENCE OF IN SITU CLEANING PROCESS ON THE QUALITY OF PECVD SiO 2 / LPCVD POLYSILICON INTERFACE

Development of a Deep-Submicron CMOS Process for Fabrication of High Performance 0.25 mm Transistors

Si DRIE APPLICATION In Corial 210IL

Bulk MEMS Fabrication Blog 2017 Dr. Lynn Fuller, Casey Gonta, Patsy Cadareanu

Oxidation SMT Yau - 1

A Production-Proven Shallow Trench Isolation (STI) Solution Using Novel CMP Concepts*

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

RIE lag in diffractive optical element etching

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

Physical Vapor Deposition (PVD) Zheng Yang

DEVELOPMENT OF A DEEP TRENCH RIE ETCH FOR CAPACITOR AND ISOLATION TECHNOLOGIES

PRELIMINARY FORMATION OF DEEP TRENCH C~P~CITORS

ECE520 VLSI Design. Lecture 7: CMOS Manufacturing Process. Payman Zarkesh-Ha

Microelectromechanical Systems (MEMs) Unit Processes for MEMs Measurement

Manufacturing Design and Fabrication of 100 nm (Leff) CMOS Devices

Plasma..TI'1eITI1 I.P.

SOI silicon on glass for optical MEMS

EE 330 Lecture 9. IC Fabrication Technology Part 2

United States Patent (19)

University of Minnesota Nano Center Standard Operating Procedure

XSTREAM REMOTE PLASMA SOURCE WITH ACTIVE MATCHING NETWORK

3.155J / 6.152J MICROELECTRONICS PROCESSING TECHNOLOGY TAKE-HOME QUIZ FALL TERM 2003

Standard Operating Procedure: PECVD

2015 EE410-LOCOS 0.5µm Poly CMOS Process Run Card Lot ID:

CTR LPCVD SOP Page 1 of 17 Revision

REDUCING OXYGEN FLOW RATE IN THE BRUCE FURNACE

UV5 POSITIVE DUV PHOTORESIST For Microlithography Applications

UVIII POSITIVE DUV PHOTO RESISTS

How To Write A Flowchart

AR2 and AR3 DUV ANTI-REFLECTANTS

Examples of dry etching and plasma deposition at Glasgow University

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

CYCLOTENE* 3000 Series Advanced Electronic Resins

Processing Procedures for CYCLOTENE 3000 Series Dry Etch Resins

Denton 635 Sputter SOP

UV5 POSITIVE DUV PHOTORESIST For DUV Applications

Surface micromachining and Process flow part 1

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Chapter 4. UEEP2613 Microelectronic Fabrication. Oxidation

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

Transcription:

ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING LAM 490 Etch Recipes Dr. Lynn Fuller Professor, Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041 Email: Lynn.Fuller@rit.edu MicroE Webpage: http://www.microe.rit.edu 12-20-2008 lam490_recipes.ppt Page 1

OUTLINE 1500Å Nitride Recipe with End Point Detection End Point Signals 3500Å Nitride Recipe with End Point Detection End Point Signals 6000 Å Poly Recipe with End Point Detection End Point Signals Shallow Trench (STI ) Etch Recipe with End Point Detection End Point Signals Photoresist Stripping/Carbon Films/Paralyene/Chamber Clean Page 2

LAM 490 PLASMA ETCH FOR 1500Å NITRIDE Follow LAM490 SMFL operations manual for start up Send FNIT1500.RCP Press Recipe button on LAM to verify the Recipe Press Parameters button and modify Endpoint 1 to match Proceed with Etch Parameters Endpoint 1 Press field select to change to endpoint setup screen and edit the following Delay 50 sec before normalizing Trigger @ 85% of normalized value Step 1 Step 2 Step3 Pressure 260 mt 260 mt 260 mt RF Top 0 125 125 Gap 1.65 1.65 1.65 CF4 0 0 0 Oxygen 0 0 0 Helium 0 0 0 SF6 200 200 200 Time Time & Compl Only Endpoint Overetch Max 1 min 2 min 30s 40% Robert Saxer, Dan Brown, Dr. Fuller

NITRIDE END POINT PARAMETERS EPD Total Film Etch (1483A Nitride, 460A Pad oxide) Signal Intensity 400 350 300 250 200 150 100 50 0-50 85%Trigger Nitride Pad Oxide Silicon 0 50 100 150 200 250 300 Time [sec] If no Endpoint is found then Max Etch Time 2 min 20 sec If Endpoint is found then Overetch ~40% 520nm #12 Delay 50 sec before normalizing Trigger @ 85% of normalized value Page 4

LAM 490 PLASMA ETCH FOR 3500Å NITRIDE Follow LAM490 SMFL operations manual for start up Send FNIT3500.RCP Press Recipe button on LAM to verify the Recipe Press Parameters button and modify Endpoint 1 to match Proceed with Etch Parameters Endpoint 1 Press field select to change to endpoint setup screen and edit the following Sampling A only [520 nm ch 12] Delay 90 sec before normalizing Trigger @ 85% of normalized value Step 1 Step 2 Step3 Pressure 260 mt 260 mt 260 mt RF Top 0 125 125 Gap 1.65 1.65 1.65 CF4 0 0 0 Oxygen 0 0 0 Helium 0 0 0 SF6 200 200 200 Time Time & Compl Only Endpoint Overetch Max 1 min 5min 45s 30% Robert Saxer, Dan Brown, Dr. Fuller

NITRIDE END POINT PARAMETERS EPD Total Film Etch (1483A Nitride, 460A Pad oxide) Signal Intensity 400 350 300 250 200 150 100 50 0-50 85%Trigger Nitride Pad Oxide Silicon 0 50 100 150 200 250 300 Time [sec] If no Endpoint is found then Max Etch Time 5 min 45 sec If Endpoint is found then Overetch ~30% 520nm #12 Delay 90 sec before normalizing Trigger @ 85% of normalized value Page 6

LAM 490 PLASMA ETCH FOR STI (1500 Å NITRIDE ON 500 Å OXIDE ON SILICON) Follow LAM490 SMFL operations manual for start up Send FACSTI.RCP Press Recipe button on LAM to verify the Recipe Press Parameters button and modify Endpoint 1&2 to match Proceed with Etch Endpoint 1 Press field select to change to endpoint setup screen and edit the following Sampling B only [405 nm ch 13] Delay 60 sec before normalizing Normalize for 15 sec Trigger @ 75% of normalized value Endpoint 2 Sampling B only [405 nm ch 13] Active during step 03 Delay 60 sec before normalizing Normalize for 15 sec Trigger @ 115% of normalized value Step 1 Step 2 Step 3 Step 4 Pressure 260 mt 260 mt 260 mt 260 mt RF Top 0 125 w 125 w 125 w Gap 1.65 1.65 1.65 1.65 CF4 0 0 0 0 Oxygen 0 0 0 0 Helium 0 0 0 0 SF6 200 sccm 200 sccm 200 sccm 200 sccm Time Time & Time & Compl Only Endpoint Endpoint Time Tmax 2:00 min 3:30 min 4:00 min 30 sec

STI END POINT PARAMETERS Signal Intensity 400 350 300 250 200 150 100 50 0-50 EPD Total Film Etch (1483A Nitride, 460A Pad oxide) 85%Trigger 0 50 100 150 200 250 300 Time [sec] 520nm 115% Trigger Nitride Pad Oxide Silicon #12 Active during Step 2 Delay 50 sec before normalizing Trigger @ 85% of normalized value Active during Step 3 Delay 30 sec before normalizing Trigger @ 115% of normalized value Page 8

LAM 490 PLASMA ETCH FOR 6000Å POLY Follow LAM490 SMFL operations manual for start up Send FACPOLY.RCP Press Recipe button on LAM to verify the Recipe Press Parameters button and modify Endpoint 1 to match Proceed with Etch Parameters Endpoint 1 Press field select to change to endpoint setup screen and edit the following Sampling A only [520 nm ch 12] Delay 15 sec before normalizing Trigger @ 90% of normalized value Step 1 Step 2 Step3 Pressure 325 mt 325 mt 325 mt RF Top 0 140 140 Gap 1.65 1.65 1.65 CF4 0 0 0 Oxygen 15 15 15 Helium 0 0 0 SF6 140 140 140 Time Time & Compl Only Endpoint Overetch Max 2 min 1 min 15s 10% Robert Saxer, Dan Brown, Dr. Fuller

POLYSILICON END POINT PARAMETERS Polysilicon Endpoint Detection Wafer D 2 600 500 400 Singal Intensity 300 200 115% Trigger A B A+B A-B A/B 100 0 0 20 40 60 80 100 120 140 160-100 -200 Time (s) Active during Step 3 Delay 15 sec before normalizing Trigger @ 90% of normalized value Page 10

LAM 490 ETCHING OF PARYLENE, CARBON FILM (DIAMOND LIKE FILM) AND PHOTORESIST STRIPPING Etch Rate (for Resist) = 3500 Å/min Etch Rate (for Parylene) = 3000 Å/min Etch Rate (for Carbon ) = 2500 Å/min Step 01 Pressure = 225 mtorr Power = 0 watts Gap = 1.5 cm O2 Flow = 100 sccm He Flow = 50 sccm Time = 60 sec Step 02 Pressure = 225 mtorr Power = 225 watts Gap = 1.5 cm O2 Flow = 100 sccm He Flow = 50 sccm Time = thickness/rate Chamber clean is same etch recipe with step 02 time of 10-20 min. using bare 150 mm silicon wafer