VLSI Technology. By: Ajay Kumar Gautam

Similar documents
Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

UNIT 4. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

INTEGRATED-CIRCUIT TECHNOLOGY

Chapter 3 CMOS processing technology

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

Lecture 0: Introduction

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

CHAPTER - 4 CMOS PROCESSING TECHNOLOGY

EE6303 LINEAR INTEGRATED CIRCUITS AND APPLICATIONS 2 MARK QUESTIONS WITH ANSWERS UNIT I IC FABRICATION

Department of Electrical Engineering. Jungli, Taiwan

The Physical Structure (NMOS)

Fabrication and Layout

CMOS FABRICATION. n WELL PROCESS

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

FABRICATION of MOSFETs

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

Czochralski Crystal Growth

Fabrication Technology

Doping and Oxidation

This Appendix discusses the main IC fabrication processes.

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

VLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris

VLSI Digital Systems Design

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

Chapter 2 MOS Fabrication Technology

CMOS VLSI Design. Introduction. All materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN. Introduction

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

LANDOLT-BÖRNSTEIN. Zahlenwerte und Funktionen aus Naturwissenschaften und Technik. Neue Serie. Gesamtherausgabe: K.-H. Hellwege O.

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

Chapter 4. UEEP2613 Microelectronic Fabrication. Oxidation

Review of CMOS Processing Technology

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Chapter 3 Silicon Device Fabrication Technology

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

Lecture 1A: Manufacturing& Layout

VLSI Design and Simulation

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

EECS130 Integrated Circuit Devices

EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:

Chapter 2 Problems. The CMOS technology we need to realize is shown below, from Figure 1-34 in the text. S P + N P + N WELL P +

EE 434 Lecture 9. IC Fabrication Technology

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1

Process Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut

CS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing

EE 330 Lecture 9. IC Fabrication Technology Part 2

Lecture 22: Integrated circuit fabrication

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Process Flow in Cross Sections

EE 560 FABRICATION OF MOS CIRCUITS. Kenneth R. Laker, University of Pennsylvania

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin

MATTHEW A. WICKHAM 5th Year Microelectronic Engineering Student Rochester Institute of Technology ABSTRACT

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

Process Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow

Isolation Technology. Dr. Lynn Fuller

Lect. 2: Basics of Si Technology

Chapter 2 Manufacturing Process

Instructor: Dr. M. Razaghi. Silicon Oxidation

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

Today s Class. Materials for MEMS

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

Graduate Student Presentations

FUNDAMENTALS OF SEMICONDUCTOR PROCESSING TECHNOLOGY

Lecture #18 Fabrication OUTLINE

VLSI Systems and Computer Architecture Lab

Radiation Tolerant Isolation Technology

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

PROCESSING OF INTEGRATED CIRCUITS

conductor - gate insulator source gate n substrate conductor - gate insulator gate substrate n open switch closed switch however: closed however:

Wafer (1A) Young Won Lim 4/30/13

EE CMOS TECHNOLOGY- Chapter 2 in the Text

Chapter 2 Crystal Growth and Wafer Preparation

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

Microfabrication of Integrated Circuits

Complexity of IC Metallization. Early 21 st Century IC Technology

CMOS VLSI Design M.Tech. First semester VTU Anil V. Nandi, ECE department, BVBCET, Hubli

IC/MEMS Fabrication - Outline. Fabrication

Introduction to Micro/Nano Fabrication Techniques. Date: 2015/05/22 Dr. Yi-Chung Tung. Fabrication of Nanomaterials

Schematic creation of MOS field effect transistor.

Fabrication and Layout

EEC 118 Lecture #5: MOS Fabrication. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Chapter 4 : ULSI Process Integration (0.18 m CMOS Process)

Manufacturing Process

Physics and Material Science of Semiconductor Nanostructures

EE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion

Semiconductor device fabrication

Semiconductor Device Fabrication

Mikrosensorer. Microfabrication 1

Transcription:

By: Ajay Kumar Gautam Introduction to VLSI Technology, Crystal Growth, Oxidation, Epitaxial Process, Diffusion Process, Ion Implantation, Lithography, Etching, Metallization, VLSI Process Integration, Assembly Technique and Packaging, Yield and Reliability 10/16/2012

Introduction to VLSI Technology 1) Explain basic differences between Bipolar and MOS Integrated Circuits. [UTU 2010] 2) What are the advantages of Integrated circuits over discrete component circuits?[utu 2010] 3) Give the steps used in the fabrication of ICs in a block diagram representation. [UTU 2010] 4) State Moore s law and explain the deviation from the predicted path. [UTU 2012] 5) Why cleaning of silicon wafer is necessary before any processing steps. [UPTU 2007] Crystal Growth 6) List the key steps involved in obtaining pure Silicon. Explain with block diagram.[utu 2011] 7) Discuss different steps in preparing wafers from the raw silicon with help of block diagram. [UTU2012] 8) Describe Cz process in detail with neat diagram. What is the Pull Rate in CZ technique? How the Pull Rate is controlled during the CZ crystal growth process? [UTU 2010] 9) Explain CVD process. Discuss its application. [UTU 2010] 10) A silicon ingot with 0.5x10 16 boron atoms/cm 3 is to be grown by Cz method. What should be the concentration of boron in the melt to obtain the required doping concentration? The segregation coefficient of the boron is 0.8. [UTU 2012] 11) A boron-doped crystal is measured at its seed end with a four-probe of spacing 1 mm. The (V/I) reading is 10 ohms. What is the resistivity at seed end? [UTU 2012] Oxidation 12) Why SiO 2 is an important component in electronics? [UTU 2011] 13) Explain the application of SiO 2 layer in IC fabrication. [UTU 2012] 14) Compare wet oxidation with dry oxidation. Why wet oxides are faster than dry oxides? [UTU 2011] 15) Why Oxidation is necessary in IC fabrication? Calculate the oxide thickness. Show that x 2 A / 2 A / 4B 1/2 t B 1 1, reduces to x ( t ) for short time and to x B( t ) for long A time, where x = oxide thickness. [UTU 2010] 16) Compare High pressure oxidation and Plasma oxidation. DBITW, Dehradun Page 1

Epitaxial Process 17) What is Epitaxy? Discuss Molecular Beam Epitaxy technique in brief. What are the advantages of MBE over VPE? [UPTU 2007] 18) Explain the kinetics of Epitaxy. Calculate epitaxial layer thickness. What are the sources of silicon in VPE? [UTU 2012] 19) Why epitaxial layer of Si is necessary to grow? What are the functions of this layer in IC? [UTU 2010] 20) What is Autodoping? What are the disadvantages of Autodoping? How it can be minimized? 21) Explain vapor phase epitaxy and also tell what the sources of silicon in vapor phase epitaxy. [UTU 2010] Diffusion Process 22) Derive the diffusion equation. How the depth of diffusion is controlled during diffusion process? Give the solution of Fick s Law? [UTU 2010] Ion Implantation 23) Describe a typical ion implanter. What are the advantages of ion implantation? [UTU 2012] 24) What is Ion Implantation? Explain the process with a neat diagram. [UTU 2010] 25) What do you mean by Annealing? Why it is required in IC fabrication process? [UTU 2012] 26) Compare ion implantation process with diffusion. [UTU 2012] Lithography 27) List the defects in pattern transfer. [UTU 2012] 28) List all process steps of pattern transfer with diagram. [UTU 2012] 29) What are PR materials? Describe all types of PR. What are the properties of PR? [UTU 2012] 30) Explain proximity printing and projection printing & compare these two. 31) List and compare different types of lithography techniques. [UPTU 2007] 32) Explain ion beam lithography process. [UTU 2012] 33) What are the requirements of a photoresist? Which photoresist is preferred for better resolution and why? [UPTU 2007] 34) Describe ion beam lithography in brief. [UPTU 2006] 35) Describe various printing techniques in lithography. Which one is better and why? DBITW, Dehradun Page 2

36) What is the difference between positive and negative photoresist? Which photoresist is preferred for better resolution and why? [UPTU 2006] 37) List and explain all the steps of pattern transfer using photo lithography process.[utu 2011] 38) What is X-Ray lithography? Describe advantages and problem areas associated with X-Ray lithography. Etching 39) What is plasma? Draw an equivalent circuit for RF plasma discharge. [UPTU 2006] 40) What are the figures of merit of etching system? Compare anisotropy and isotropy etching. 41) Explain all properties of etchant. [UTU 2012] 42) What is reactive ion etching? Describe its damages. [UPTU 2006] 43) What is etching? Describe wet etching for silicon with all steps. Also discuss problems with wet etching 44) Describe the sputtering etching with neat diagram. Metallization 45) How the thickness of deposited film is measured? 46) Why Metallization is required? What advantages and applications it provide the ICs? [UTU 2010] 47) What do you mean by sputtering? How it is used in etching and metallization? Describe various advantages and problems with sputtering? 48) Explain the metallization and also describe the problems associated with this process. Explain sputtering method of metallization. [UTU 2012] 49) What are the limitations of pure aluminum metallization for sub-micron level devices? [UPTU 2006] VLSI Process Integration 50) Describe DRAM and SRAM semiconductor memories. [UPTU 2006] 51) With neat diagram explain fabrication process sequence for NMOS IC technology. [UPTU 2006] 52) Give the various fabrication steps of npn transistor with diagram and brief explanation. [UTU 2012] 53) Why <100> orientation is preferred over <111> orientation for starting material in NMOS/CMOS IC fabrication. [UPTU 2006] 54) What is the hot electron problem in NMOS IC? How it can be minimized? DBITW, Dehradun Page 3

55) Explain CMOS inverter Voltage transfer characteristic with a neat diagram. Explain fabrication process for n-tub CMOS IC. [UPTU 2006] 56) Give the various fabrication steps of CMOS transistor using n well technique with diagram and brief explanation. [UTU 2012] 57) What are the stored charge and the number of electrons on an MOS capacitor with an area of 4 2 m, a dielectric of 200 A 0 thick SiO 2, and an applied voltage of 5V? 58) Describe various effects if the channel doping is either too low or too high in NMOS IC technology. 59) Discuss various CMOS structures and describe p tub, n tub and twin tub structures. Assembly Technique and Packaging 60) Write short note on package types and packaging design VLSI Technology. What is meant by DIP? Explain in brief. [UTU 2012] 61) Write a short note on VLSI assembly technologies. Describe the different VLSI assembly technologies. 62) What are the Package types in VLSI? Describe packaging design consideration in VLSI. 63) What is Assembly technique? Write the Applications also. 64) How is packaging evaluated for VLSI design? Discuss the types of packaging design consideration. Yield and Reliability 65) Write a detailed note on different yield loss mechanisms in VLSI. [UTU 2012] 66) Explain why modeling of yield loss mechanisms is required. Explain general model of yield loss mechanism and also explain accelerated testing in brief. [UTU 2012] 67) Explain why modeling of yield loss mechanisms of required. Explain general model of yield loss mechanism and also explain accelerated testing in brief. [UTU 2012] 68) What are the requirements of reliability? 69) Explain Yield loss in VLSI. Describe the yield loss modeling. 70) Explain the Yield & reliability in terms of VLSI technology. Explain how is accelerated testing performed? DBITW, Dehradun Page 4