Electrical Properties of Ultra Shallow p Junction on n type Si Wafer Using Decaborane Ion Implantation

Similar documents
Low Thermal Budget NiSi Films on SiGe Alloys

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

X-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition

Antimony Clustering due to High-dose Implantation

Chicane Deceleration An Innovative Energy Contamination Control Technique in Low Energy Ion Implantation

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

Schottky-Barrier-Height Modulation of Ni Silicide/Si Contacts by Insertion of Thin Er or Pt Layers

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Characterization and Improvement of Reverse Leakage Current of Shallow Silicided Junction for Sub-100 nm CMOS Technology Utilizing N 2 PAI

Study of Ion Beam Sputtering using Different Materials

In operandi observation of dynamic annealing: a case. Supplementary Material

Hydrogen-induced surface blistering of sample chuck materials in hydrogen plasma immersion ion implantation

Junction formation in Ge by coimplant. and pre-heating techniques

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

Czochralski Crystal Growth

Activation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon Films by Heat Treatment at 250 C

Characteristics of HfO 2 pmosfet with Ultrashallow Junction Prepared by Plasma Doping and Laser Annealing

EECS130 Integrated Circuit Devices

Amorphous and Polycrystalline Thin-Film Transistors

Review of CMOS Processing Technology

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Characteristics of the Broad Beam Glow Discharge Ion Source

The Effect of Interfacial Roughness on the Electrical Properties of Organic Thin Film Transistors with Anisotropic Dielectric Layer

Microelectronic Device Instructional Laboratory. Table of Contents

Atomic-Layer-Deposition of HfO 2 on Si and Ge Substrates from Hafnium Tetrakis(diethylamino) and Water

Design Consideration and Effect of Parameter Variation on sub-40nm Bulk MOSFET using TCAD Tool

Chapter 3 Silicon Device Fabrication Technology

Rare Earth Doping of Silicon-Rich Silicon Oxide for Silicon-Based Optoelectronic Applications

The Physical Structure (NMOS)

Ion Irradiation Enhanced Formation and Luminescence of Silicon Nanoclusters from a-sio x

Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,

Transient-Enhanced Diffusion in Shallow-Junction Formation

KEYWORDS: MOSFET, reverse short-channel effect, transient enhanced diffusion, arsenic, phosphorus, source, drain, ion implantation

Impacts of Carbon Impurity in Plasmas on Tungsten First Wall

Method to obtain TEOS PECVD Silicon Oxide Thick Layers for Optoelectronics devices Application

Chapter 3 CMOS processing technology

A Proposal of Schottky Barrier Height Tuning Method with Interface controlled Ni/Si stacked Silicidation Process

Chapter 5 Thermal Processes

Crystalline Silicon Solar Cells With Two Different Metals. Toshiyuki Sameshima*, Kazuya Kogure, and Masahiko Hasumi

Implant Metrology for Bonded SOI Wafers Using a Surface Photo-Voltage Technique

acta physica slovaca vol. 55 No. 4, August 2005 THERMIONIV VACUUM ARC NEW TECHNIQUE FOR HIGH PURITY CARBON THIN FILM DEPOSITION

SOLID SOLUTION METAL ALLOYS

Molecular Beam Epitaxy (MBE) BY A.AKSHAYKRANTH JNTUH

Characteristics of Hafnium-Aluminum-Oxide Thin Films Deposited by Using Atomic Layer Deposition with Various Aluminum Compositions

INTEGRATED-CIRCUIT TECHNOLOGY

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

Extended Abstracts of the Sixth International Workshop on Junction Technology

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology

A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

Effect of fluorine implantation dose on boron thermal diffusion in silicon

EFFECT OF MATERIAL AND CONDITIONS OF MODIFICATION ON TRIBOLOGICAL BEHAVIOUR OF ION-MIXED LAYERS

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

Boron Back Surface Field Using Spin-On Dopants by Rapid Thermal Processing

DEPOSITION AND CHARACTERISTICS OF TANTALUM NITRIDE FILMS BY PLASMA ASSISTED ATOMIC LAYER DEPOSITION AS CU DIFFUSION BARRIER

EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:

Fabrication of a Uniform Low Temperature Poly-Si TFT Array by Optimized Field Aided Lateral Crystallization

Chemical Vapor Deposition

Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications

Applications. SIMS successfully applied to many fields. Catalysts, metals, ceramics, minerals may primarily use imaging

2-inch polycrystalline silicon thin film transistor array. using field aided lateral crystallization

Fabrication Technology

A Study on Thermal Stability Improvement in Ni Germanide/p-Ge using Co interlayer for Ge MOSFETs

Ultrathin oxynitride formation by low energy ion implantation

Development of Silicon Pad and Strip Detector in High Energy Physics

0HE, United Kingdom. United Kingdom , Japan

Specimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process

High-efficiency GaN-based light-emitting diodes fabricated with identical Ag contact formed on both n- and p-layers

State of the art quality of a GeOx interfacial passivation layer formed on Ge(001)

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

Characterization of Nano-Scale Fine Precipitates in Al-Mg-Si Alloys for Automotive Applications

Pre-treatment of low temperature GaN buffer layer deposited on AlN Si substrate by hydride vapor phase epitaxy

Author(s) Chayahara, A; Kinomura, A; Horino, RightCopyright 1999 American Vacuum Soci

Ion-beam technology. w. K. Hofker. Depth distribution of boron ions. Experimental methods

Wet Processing Techniques for Achieving Ultra-shallow Junctions in Future CMOS Devices

Mater. Res. Soc. Symp. Proc. Vol Materials Research Society

ION-IMPLANTED PHOTORESIST STRIPPING USING SUPERCRITICAL CARBON DIOXIDE

MODEL NanoMill TEM Specimen Preparation System. Ultra-low-energy, inert-gas ion source. Concentrated ion beam with scanning capabilities

Conformal Doping for FinFETs by Self-Regulatory Plasma Doping. 16 nm. Bell Shockley Bardeen Brattain 3. Kilby 1959 Noyce 3) MOS FET

RECENTLY, p poly-si was recommended as the gate

High Performance Lithium Battery Anodes Using Silicon Nanowires

Heterostructures of Oxides and Semiconductors - Growth and Structural Studies

Structural changes of polycrystalline silicon layers during high temperature annealing

Chapter 2 Problems. The CMOS technology we need to realize is shown below, from Figure 1-34 in the text. S P + N P + N WELL P +

Evolution of atomic-scale roughening on Si(001)-(2 1) surfaces resulting from high temperature oxidation

Future technologies for the electrical isolation of III-V semiconductor devices. Final report on grant no. GR/N32969 (including GR/S52797/01)

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

Lect. 2: Basics of Si Technology

Enhancement of Phosphorus Activation in Vacancy. Engineered thin Silicon-on-Insulator Substrates

Physical Vapor Deposition (PVD) Zheng Yang

Chapter 2 MOS Fabrication Technology

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance

Highly Reliable Low Temperature Ultrathin Oxides Grown Using N 2 O Plasma

LOW-TEMPERATURE poly-si (LTPS) thin-film transistors

Behavior and effects of fluorine in annealed n polycrystalline silicon layers on silicon wafers

Ruthenium Oxide Films Prepared by Reactive Biased Target Sputtering

Transcription:

Mat. Res. Soc. Symp. Proc. Vol. 686 2002 Materials Research Society Electrical Properties of Ultra Shallow p Junction on n type Si Wafer Using Decaborane Ion Implantation Jae-Hoon Song, Duck-Kyun Choi 1, Min-Seok Oh, and Won-Kook Choi Thin Film Technology Research Center, Korea Institute of Science and Technology P.O. Box 131, Cheongryang, Seoul 130-650, Korea 1 Department of Inorganic Materials Engineering, Hanyang University 17 Haengdang-dong, Seongdong-Gu, Seoul, 133-791, Korea ABSTRACT The junction depth should be less than 0.05 microns to fabricate sub 0.1 micron devices. This requires implanting boron with energy of less than 1 kev. One drawback in a low energy ion source is low throughput due to low ion beam current. At present, boron known for a major p- type dopant for PMOSFET has problem to easily diffuse into Si wafer even in rapid thermal processing by high diffusivity. To resolve this problem, decaborane (B 10 H 14 ) molecules are implanted to make p + /n junction on n-type Si wafers for low-energy boron dopant source. Ionized decaborane is accelerated at 1~10 kv and implanted up to dosages from 1x10 12 /cm 2 to 5x10 13 /cm 2. Afterwards, Decaborane implanted Si wafers were post-annealed for 10 sec at 800, 900 and 1000 o C, respectively. From RBS results on as-implanted n-type Si wafer implanted at 5 kv, it is observed there are amorphous Si layers with 4 nm in depth and boron ions are implanted up to 1~5 nm in depth from SIMS analysis. The electrical properties of these p-n junctions are 127~130 Ω/sq. as sheet resistance, +0.3 V turn-on voltage and 1.1 V breakdown voltage obtained from I-V measurement. INTRODUCTION Evolving into sub 0.1 µm device for the improved performance and greater density, the CMOS technology requires the junctions for source and drain extensions to be below 100 nm [1,2]. However, especially for PMOSFET, there are difficulties to overcome in low-energy implantation of boron ions for source/drain extensions and suppression of boron diffusion during A3.5.1

annealing process for dopant activation. To overcome these obstacles: the drastic reduction in boron ion beam current with the acceleration voltage and the transient-enhanced diffusion and thermal diffusion for boron ions, recently an alternative approach using decaborane molecules as boron clusters has been recently proposed [3-6]. When the boron clusters impact the solid surfaces, the constituents share the kinetic energy of clusters. Thus the boron ions have one-tenth lower implantation energy than that of decaborane (B 10 H 14 ), which enables to implant boron ions shallowly with a suitable beam current and high ion dosage. In this paper, p-type junctions were fabricated successfully on n-type Si with this technique. EXPERIMENTAL PROCEDURES A vertical type accelerator, which could be accelerated up to 30 kv, was assembled and assessed. A turbomolecular pump used for pumping and keeping a main chamber under 1x10-6 Torr as basal pressure and 1~5x10-5 Torr as working pressure. A stainless steel vessel for sublimating decaborane was attached to the main chamber via a needle valve. Electrons emitted from a circular tungsten filament ionized the sublimated decaborane vapors. Ionization voltage for the thermoelectrons and the emission current were 200 V and 100 ma, respectively. Moreover, a Si wafer was cut as large as 20 x 20 mm 2 and was cleaned using tetrachloroethylene, acetone, methanol, and ethanol in sequence for each 10 minutes to remove residual organic materials and dilute hydrofluoric acid solution for 10 minutes to etch native oxides. To investigate the effect of decaborane implantation on Si wafer, the acceleration voltage and the dosage were varied from 1 kv to 15 kv and from 1x10 12 /cm 2 to 5x10 13 /cm 2, respectively. The ion beam current was measured by a Faraday cup connected to a picoammeter. Afterwards, the implanted specimens were annealed under nitrogen environment at 800, 900 and 1000 o C for 10 seconds using a halogen lamp rapid thermal annealing system with ramping rate of 50 o C /s. In addition, to measure sheet resistance, carrier concentration and I-V curve, Au dots with 300 µm in diameter were deposited on the specimens by thermal evaporation method. For precise I-V measurement, the specimens were etched by MESA etching method using deionized water (20ml), nitric acid (35ml) and HF (10ml) solution. Transmission electron microscope (TEM) and Rutherford backscattering spectrometry (RBS) for investigating the implantation-induced damage of the as-implanted specimen were performed. A3.5.2

DISCUSSION Figure 1 shows the trajectories of boron ions and decaborane ions on Si surface at 5 kv simulated using TRIM code. The projectile range (R p ) of boron atoms is 23 nm, which is eight times deeper than that of decaborane, 3.2 nm. 0.020 Boron ions (Atoms / Angstrom / Ion) 0.018 0.016 0.014 0.012 0.010 0.008 0.006 0.004 0.002 5 kv B 1 5 kvb 10 0.000 0 10 20 30 40 50 60 Depth(nm) Figure 1. Simulated trajectories of boron and decaborane ions on Si surface at 5 kv Figure 2 shows RBS channeling spectra of bare n-type Si and as-implanted Si at 5 kv and a dosage of 5x10 13 /cm 2. From the inset, it is observed that normalized yield and width of asimplanted specimen are higher and wider than bare n-type Si and the damaged layer thickness is about 4 nm which is similar to the simulated data. This means that decaborane ion implantation does not induce much defects. Figure 3 shows high resolution cross sectional TEM image of as-implanted specimen at 10 kv and a dosage of 1x10 13 /cm 2. The measured thickness of amorphous layer is about 4-5 nm and which is consistent with the results from RBS and TRIM code simulation [7]. Table 1 shows the electrical properties of annealed specimens at 800, 900 and 1000 o C for 10 seconds. Annealed specimens have lower sheet resistance than previously reported [1]. To calculate carrier concentration and resistivity, the value of 4 nm obtained from TEM, RBS and TRIM was used as the base implantation depth. As shown in Table 1, all specimens show very similar carrier concentration in spite of different dosages. Charge integration system should be prepared later and calibrated by 11 B(p,α) 8 Be nuclear reaction analysis (NRA). However, it is confirmed that the decaborane is good candidate to make shallow boron implantation dopant. A3.5.3

Normalized Yield 3000 2500 2000 1500 1000 500 Normalized Yield 300 200 100 0 As-implanted Pristine Si 500 520 540 560 580 600 Channel 0 0 200 400 600 800 Channel Figure 2. RBS channeling spectra at bare n-type Si and as-implanted Si at 5 kv and a dosage of 5x10 13 /cm 2 5nm Figure 3. High resolution cross sectional TEM image of as-implanted specimen at 10kv and a dosage of 1x10 13 /cm 2 A3.5.4

Figure 4 shows I-V measurement results of post-annealed specimens. In case of a specimen implanted at 1 kv and a dosage of 1x10 12 /cm 2 and annealed at 900 o C for 10 seconds, the turn-on voltage and breakdown voltage was 0.3V and 1.1V, respectively. Current (µa) 800 600 400 200 Voltage (V) 0-2 -1 0 1 2-200 -400-600 -800 1 kv 1x10 12 800 É 1 kv 5x10 12 900 É 10 kv 1x10 13 900 É 1 kv 1x10 12 900 É 1 kv 1x10 12 900 É Figure 4. I-V curves of post annealed specimens under nitrogen environment CONCLUSIONS Decaborane ions up to dosages from1x10 12 /cm 2 to 5x10 13 /cm 2 at 1~10 kv are implanted on n-type Si wafer. The implanted specimens are annealed under nitrogen atmosphere for 10 seconds at 800, 900 and 1000 o C, respectively. In the as-implanted n-type Si wafer at the acceleration voltage of 5 kv, the formation of an amorphous Si layers with the thickness of about 4-5 nm is confirmed by high resolution cross sectional TEM image and RBS channeling. The sheet resistance of these p-n junctions shows the low value as much as 117~130 Ω/sq. In particular, the specimen implanted at 1 kv, the dosage of 1x10 12 /cm 2, and annealed at 900 o C shows +0.3 V turn-on voltage and 1.1 V breakdown voltage. Consequently, it is confirmed that decaborane implantation at the lower voltage of 1~10 kv is an alternatively promising technique to achieve ultra shallow junction with the thickness below a few tens nm. For the investigation of A3.5.5

transient enhanced diffusion behavior of implanted boron dopant, the development of an analysis technique having sub nm scale resolution to accurately determine a boron concentration with depth is mostly demanded in near future. REFERENCES 1. K. Goto, J. Matsuo, Y. Tada, T. Sugii and I. Yamada, IEEE Trans. Electron Device 46, 683 (1999). 2. K. Goto, T. Sugii and J. Matsuo, Fujitsu Sci. Tech. J. 34, 135 (1998). 3. D. Takeuchi, N. Shimada, J. Matsuo and I. Yamada, Nucl. Instrum. Methods Phys. Res. B121, 345 (1997). 4. J. Matsuo, D. Takeuchi, T. Aoki and I. Yamada in Proceeding of 11 th International Conference on Ion Implantation Technology, pp 768-771 (1996). 5. M. C. Vella, R. Tysinger, M. Reilly and B. Brown (unpublished). 6. M. A. Foad, R. Webb, R. Smith, J. Matsuo, A. Bayati, T. S.Wang and T. Cullis, J. Vac. Sci. Technol. B18, 445 (2000). 7. http://www.srim.org Acceleration Voltage 1 kv Ion Dose Annealing Temperature Carrier Concentration Sheet Resistance Resistivity 1x10 12 800 o C 9.3x10 19 119.3 4.77x10-5 900 o C 9.0x10 19 116.9 4.67x10-5 1000 o C 1.3x10 20 5x10 12 800 o C 9.0x10 19 126.5 5.06x10-5 900 o C 9.5x10 19 129.6 5.2x10-5 1x10 13 1000 o C 1.2x10 20 800 o C 9.3x10 19 5 kv 1x10 13 900 o C 1.0x10 20 900 o C 1.6x10 20 124.9 4.99x10-5 10 kv 1x10 13 1000 o C 9.5x10 19 Table 1. Electrical Properties of annealed specimens at 800, 900 and 1000 o C for 10 seconds A3.5.6