Oxide Growth. 1. Introduction

Similar documents
Instructor: Dr. M. Razaghi. Silicon Oxidation

Kinetics of Silicon Oxidation in a Rapid Thermal Processor

Processing of Semiconducting Materials Prof. Pallab Banerjee Department of Material Science Indian Institute of Technology, Kharagpur

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:

Thermal Oxidation and Growth of Insulators (Chapter 3 - Jaeger 3) Key advantage of Si: Oxidation of Si into SiO 2 (glass) Major factor in making

MICROCHIP MANUFACTURING by S. Wolf

the surface of a wafer, usually silicone. In this process, an oxidizing agent diffuses into the wafer

ELEC 7364 Lecture Notes Summer Si Oxidation. by STELLA W. PANG. from The University of Michigan, Ann Arbor, MI, USA

Section 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey

More on oxidation. Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide

Chapter 4. UEEP2613 Microelectronic Fabrication. Oxidation

Section 4: Thermal Oxidation. Jaeger Chapter 3

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Semiconductor Technology

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Doping and Oxidation

Oxidation of Silicon

Why silicon? Silicon oxide

Lecture 4. Oxidation (applies to Si and SiC only) Reading: Chapter 4

THERMAL OXIDATION - Chapter 6 Basic Concepts

NON-PLANAR SILICON OXIDATION: AN EXTENSION OF THE DEAL-GROVE MODEL BRIAN D. LEMME. B.S., University of Nebraska-Lincoln, 2000 A REPORT

EE THERMAL OXIDATION - Chapter 6. Basic Concepts

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

ME 141B: The MEMS Class Introduction to MEMS and MEMS Design. Sumita Pennathur UCSB

EECS130 Integrated Circuit Devices

EFFECT OF CRYSTALORIENTATIONIN OXIDATION PROCESS OF VLSI FABRICATION

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

M. Hasumi, J. Takenezawa, Y. Kanda, T. Nagao and T. Sameshima

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

Czochralski Crystal Growth

Chapter 3 CMOS processing technology

Chapter 3 Silicon Device Fabrication Technology

Nano structural properties of Al 2 O 3 /SiO 2 /Si in Integrated electronic Systems

Silicon Oxides: SiO 2

Microelectronic Device Instructional Laboratory. Table of Contents

Lect. 2: Basics of Si Technology

Chapter 5 Thermal Processes

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Schematic creation of MOS field effect transistor.

Silicon Wafers: Basic unit Silicon Wafers Basic processing unit 100, 150, 200, 300, 450 mm disk, mm thick Current industrial standard 300 mm

Fabrication Technology

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

University of Texas Arlington Department of Electrical Engineering. Nanotechnology Microelectromechanical Systems Ph.D. Diagnostic Examination

KGC SCIENTIFIC Making of a Chip

Fairchild Semiconductor Application Note June 1983 Revised March 2003

Lecture #18 Fabrication OUTLINE

Chemical Vapour Deposition: CVD Reference: Jaeger Chapter 6 & Ruska: Chapter 8 CVD - Chemical Vapour Deposition React chemicals to create a thin film

4. Thermal Oxidation. a) Equipment Atmospheric Furnace

Physical Vapor Deposition (PVD) Zheng Yang

Plasma-Enhanced Chemical Vapor Deposition

Lecture Day 2 Deposition

Module 1 and 2 Report

Oxidation induced precipitation in Al implanted epitaxial silicon

Low-cost, deterministic quasi-periodic photonic structures for light trapping in thin film silicon solar cells

Lecture 22: Integrated circuit fabrication

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

Passivation of SiO 2 /Si Interfaces Using High-Pressure-H 2 O-Vapor Heating

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Thermal Evaporation. Theory

Oxidation SMT Yau - 1

Visualization and Control of Particulate Contamination Phenomena in a Plasma Enhanced CVD Reactor

A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process

Silicon Manufacturing

EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

DEPOSITION AND CHARACTERISTICS OF TANTALUM NITRIDE FILMS BY PLASMA ASSISTED ATOMIC LAYER DEPOSITION AS CU DIFFUSION BARRIER

2007 IEEE International Conference on Electron Devices and Solid-State Circuits

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

The Relation of Temperature Distribution on Silicon Wafer with Furnace Temperature and Gas Flow During Thermal Dry Oxidation Process

High Performance Optical Coatings Deposited Using Closed Field Magnetron Sputtering

1. Introduction. What is implantation? Advantages

Process Flow in Cross Sections

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

VLSI Technology. By: Ajay Kumar Gautam

FABRICATION of MOSFETs

Morphology of Thin Aluminum Film Grown by DC Magnetron Sputtering onto SiO 2 on Si(100) Substrate

Wafer Cleaning and Oxide Growth Laboratory Dr. Lynn Fuller Webpage:

Electrical Characteristics of Rare Earth (La, Ce, Pr and Tm) Oxides/Silicates Gate Dielectric

5.8 Diaphragm Uniaxial Optical Accelerometer

Review of CMOS Processing Technology

CHAPTER 8: Diffusion. Chapter 8

Edinburgh Microfabrication Facility, University of Edinburgh.

EE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion

This Appendix discusses the main IC fabrication processes.

Chapter 2 MOS Fabrication Technology

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

Simultaneous Reflection and Transmission Measurements of Scandium Oxide Thin Films in the Extreme Ultraviolet

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Chapter 2 Manufacturing Process

X-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition

RETARDATION IN THE OXIDATION RATE OF NANOCRYSTALLINE SILICON QUANTUM DOTS

Radiation Tolerant Isolation Technology

Crystalline Silicon Solar Cells

行政院國家科學委員會補助專題研究計畫成果報告

Microfabrication of Integrated Circuits

Complexity of IC Metallization. Early 21 st Century IC Technology

EE 330 Lecture 9. IC Fabrication Technology Part 2

Transcription:

Oxide Growth 1. Introduction Development of high-quality silicon dioxide (SiO2) has helped to establish the dominance of silicon in the production of commercial integrated circuits. Among all the various oxidation methods (thermal oxidation, electrochemical anodization, and plasma enhanced chemical vaporization deposition), only thermal oxidation can provide the highest-quality oxides having the lowest interface trap densities. Silicon dioxide is an excellent insulator and dielectric material. Silicon dioxide is extensively used in semiconductors due to this property. One such example is a MOSFET. 1.1 MOSFET MOSFET is a voltage controlled field effect transistor that has a Metal Oxide Gate electrode which is electrically insulated from the main semiconductor by a very thin layer of insulating material, usually SiO2. The aim of the MOSFET is to be able to control the voltage and current flow between the source and drain. It works as a switch. SiO2 is used to avoid direct charge flow from the gate to the channel and vice-versa. SiO2 layer is used as an electrical isolation between the gate and the channel through which major conduction will take place. SiO2 is used as base insulating layer on which the other layers (Drain, Source, etc.) are grown. The gate potential causes charge build up at the bottom of the SiO2 layer thereby aiding in turning ON of the device. Figure 1. Basic Structure of a MOSFET[9] 1

2. Theory 2.1. Thermal oxidation process There are two SiO2 growth methods, dry and wet oxidation, depending on whether dry oxygen or water vapor is used: Dry oxidation: Si + O 2 SiO 2 Wet oxidation: Si + 2H 2 O SiO 2 + 2H 2 (g) The oxidizing ambient may also contain several percent of hydrochloric acid. The chlorine removes metal ions that may occur in the oxide. Dry oxidation is usually used to form thin oxides in a device structure because of its good Si-SiO2 interface characteristics, whereas wet oxidation is used for thicker layers because of its higher growth rate. In this experiment, we will use dry oxidation to form the SiO2 film. SiO2 incorporates silicon consumed from the substrate and oxygen supplied from the ambient. Thus, the oxide grows both down into the wafer and up out of it. Every unit thickness of silicon consumed yields 2.27-unit thickness of oxide [1]. 2.2. Kinetics of growth: Deal-Grove model The kinetics of thermal oxidation of silicon can be studied based on a simple model [1] illustrated in Figure 1. At the initial stage of oxidation, the oxidizing species (oxygen or water vapor) reacts with silicon atoms at the surface. This results in growth of a thin SiO2 layer. Now, in order to oxidize Si, the oxidizing species has to diffuse through the SiO2 layer to the Si-SiO2 interface. The diffusive flux is F 1 = D dc dx D(C 0 C s ), (1) x where C0 is the concentration of the oxidizing species in atmosphere adjacent to the SiO2 surface, Cs is the concentration of the oxidizing species at the Si-SiO2 interface, D is the diffusion coefficient of the oxidizing species, and x is the thickness of the oxide layer. C0 corresponds to the equilibrium bulk concentration of the oxidation species. At 1000 and at a pressure of 1 atm, the concentration C0 is 5.2 10 16 molecules/cm 3 for dry oxygen and 3 10 19 molecules/cm 3 for water vapor. 2

Figure 1. Deal-Grove model for the thermal oxidation of silicon [1]. The oxidizing species reacts with silicon at the Si-SiO2 interface. Assuming that the reaction rate is proportional to the concentration Cs of the oxidizing species near the interface, the reactive flux is F 2 = kc s, (2) where k is the reaction rate. At a steady-state, F1=F2=F. Combining Eqs. (1) and (2) gives The growth rate of the oxide layer is F = DC 0 x + D/k. (3) dx dt = F C 1 = DC 0/C 1 x + D/k, (4) where C1 is the number of molecules of the oxidizing species required to produce a unit volume of the oxide. There are 2.2 10 22 SiO2 units per cm 3 of silicon dioxide and production of each unit requires one oxygen molecule (O2). Therefore, C1 for oxidation in dry oxygen is 2.2 10 22 cm -3. On the other hand, in wet oxidation, it is necessary to add two water molecules (H2O) to 3

produce a single SiO2 unit. Therefore, C1 for oxidation in water vapor is 4.4 10 22 cm -3. Solving the differential equation (4) subject to the initial condition x(0) =0 yields This equation can be rewritten in a more compact form: x 2 + 2D k x = 2DC 0 C 1 t. (5) where x 2 + Ax = Bt, (6) A = 2D k and B = 2DC 0 C 1 (7) The values of A and B for dry oxidation at various temperatures are shown in Table 1. Table 1. Oxidation coefficients for (100) silicon surface. Temperature ( ) A (μm) B(μm 2 /hr) 800 0.370 0.0011 920 0.235 0.0049 1000 0.165 0.0117 1100 0.090 0.027 1200 0.040 0.045 4

Time-dependence of the SiO2 thickness predicted by Eq. (6) is shown in Figure 2. At the early stages of oxidation, the oxide thickness is relatively small so that the timescale of diffusion of oxidizing species through the oxide layer is much smaller than the timescale of the oxidation reaction, i.e. oxidation is reaction-limited. As the oxide layer becomes thicker, the timescale of diffusion through this layer exceeds the reaction timescale at the Si-SiO2 interface, thus the reaction becomes diffusion-limited. Figure 2. Time dependence of the SiO 2 thickness predicted by Eq. (6). The small- and large-time limits are given by Eqs. (10) and (11), respectively. Both the reaction- and diffusion-limited stages of oxidation are predicted by the Deal-Grove model. To see this, write the solution of Eq. (6) as follows: x(t) = A 2 [ 1 + t t c 1]. (8) where is the time corresponding to transition between the two regimes. t c = A2 4B. (9) The reaction- and diffusion-limited regimes correspond to t << tc and t >> tc, respectively. In these cases, Eq. (8) reduces to x At 4t c = B A t = C 0 C 1 kt for t t c and (10) 5

x A 2 [( t 2 1 ) 1 + t c 1 2 (t c t ) 1 2 ] A 2 ( t t c ) 1 2 = Bt for t tc (11) I.e., during the reaction-controlled oxide growth, the oxide thickness grows linearly with time, whereas in the diffusion-controlled regime, the thickness grows as the square root of time. In Figure 2, these regimes are shown by the red and blue lines, respectively. 2.3. Oxidation Reactor The basic thermal oxidation reactor is shown in Figure 3. The reactor consists of a resistance-heated furnace, a cylindrical fused-quartz tube containing the silicon wafers held vertically in a slotted quartz boat, and a source of either pure dry oxygen or pure water vapor. The loading end of the furnace tube protrudes into a vertical flow hood where a filtered flow of air is maintained. Flow is a directed as shown by the arrow in Figure 3. The hood reduces dust and particular matter in the air surrounding the wafers and minimizes contamination during wafer loading. The oxidation temperature is generally in the range of 900 C to 1200 C, and the typical gas flow rate is about 1 L/min. The oxidation system uses microprocessors to regulate the gas flow sequence, to control the automatic insertion and removal of silicon wafers, to ramp the temperature up (i.e., to increase the furnace temperature linearly) from a low temperature to the oxidation temperature so that the wafers will not warp due to sudden temperature change, to maintain the oxidation temperature to within ± 1 C, and to ramp the temperature down when oxidation is completed. Filtered air Exhaust Figure 3. Schematic cross section of a resistance-heated oxidation furnace [2]. 6

2.4. Oxide quality The simplest method for determining the thickness of an oxide is to compare the color of the wafer with a reference color chart. When an oxide-coated wafer is illuminated with white light perpendicular to the surface, the light penetrates the oxide and is reflected by the underlying silicon wafer. Constructive interference leads to enhancement of a certain wavelength of reflected light, and the color of the wafer corresponds to that wavelength. For example, a wafer with a 500 nm silicon dioxide layer will appear blue green. Clearly, color chart comparisons are subjective and are therefore not the most accurate mechanism for determining oxide thickness. A more accurate measurement can be obtained using techniques such as ellipsometry. Ellipsometry is a very powerful and accurate optical method to measure the thickness of thin films [3], [4], [5]. The technique uses plane polarized monochromatic light to illuminate the oxidized silicon surface at an angle. The film thickness is determined from interference between the light reflected by the SiO2 surface and the light traveling through the SiO2 layer and reflected by the silicon substrate. This light interference is determined by the film thickness and the refractive index of SiO2. This technique requires that the thickness is known to be within approximately 250 nm since the measured quantities are periodic functions of this thickness. Thicknesses down to the very thin (<5nm) regime may be measured. However, inaccuracies in this regime may be present. The technique assumes that the refractive index does not vary with thickness. More complicated methods, such as spectral or multiple wavelength ellipsometry [6], [7] or multiple angle ellipsometry are now being used to improve the accuracy of these measurements to <1nm [7], [8]. 7

3. References [1] B.E. Deal and A.S. Grove, "General Relationship for the Thermal Oxidation of Silicon," J. Appl. Phys., 36, 3770 (1965). [2] E.H. Nicollins and J.R. Brews, MOS Physics and Technology. New York: Wily, 1952. [3] W. A. Pliskin and E. E. Conrad, IBM J. Res. Devices, 8, 43 51 (1964). [4] R.J. Archer, J. Electrochem. Soc., 104, 619 (1957). [5] R. M. A. Azzam and N. M. Bashara, Ellipsometry and Polarized Light. Amsterdam, North Holland: Wiley Interscience, 1977. [6] H. Reisinger, H. Oppolzer, and W. Honlein, 35, 797 803 (1992). [7] P.G. Snyder et al, J. Appl. Phys., 60, 3292 (1986). [8] T.S. Chao, C. L. Lee, and T. F. Lei, J. Electrochem. Soc. p. 138 (1991). [9] Metal Oxide Semiconductor Field Effect Transistor (MOSFET), University of Cambridge. Available: https://www.doitpoms.ac.uk/tlplib/semiconductors/mosfet.php 8