GaAs MMIC Space Qualification

Similar documents
Quality and Reliability Report

Reliability Qualification Report

Quality and Reliability Report

High Reliability Optoelectronic Devices

DIE SERVICES AND VALUE ADD

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

FOR OFFICIAL USE ONLY

DAICO Industries. DAICO Industries, Inc E. 233rd. Street Carson, CA Tel: 310/ Fax: 310/

Features. = +25 C, 50 Ohm System

Features. = +25 C, 50 Ohm System

Features. = +25 C, 50 Ohm System

FOR OFFICIAL USE ONLY

Qualification Report. GaAs 7-Bit Digital Step Attenuator Products

Features. = +25 C, Vdd = 2V* Parameter Min. Typ. Max. Units Frequency Range GHz Gain db

MIL-STD-883G METHOD NONDESTRUCTIVE BOND PULL

RH1083CK, 7.5A Low Dropout Positive Adjustable Regulator Dice

Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement

Assembly and Test Houses: Discrete Semiconductor Components. Generic Specification No. 5200

RH1078M, DICE Micropower, Dual, Single Supply Precision Op Amp

= +25 C, Vdd= 4V [1], Idd = 60mA [2]

This procedure shall apply to all microcircuit elements and semiconductors as follows:

FOR OFFICIAL USE ONLY LINEAR TECHNOLOGY CORPORATION MILPITAS, CALIFORNIA ORIG DSGN ENGR RH117H AND RH117K POSITIVE ADJUSTABLE REGULATOR DICE

ATC ATC. Commercial Off-the-Shelf (COTS) Commercial Off The Shelf. High Reliability Certification Program. Applications:

CAUTION: ELECTROSTATIC DISCHARGE SENSITIVE PART

STANDARD SPACE PRODUCTS PROGRAM

REVISION RECORD AND DESCRIPTION CONTINUED ON NEXT PAGE.

FOR OFFICIAL USE ONLY

CX Thin Fil s. Resistors Attenuators Thin-Film Products Thin-Film Services. ISO 9001:2008 RoHS/REACH Compliant ITAR Compliant

PCN Title: Additional FAB Source (TPSCo), Additional Assembly/Test Site (SAT) and BOM (Bill of Materials) on select devices

REVISION RECORD AND DESCRIPTION CONTINUED ON NEXT PAGE.

PERFORMANCE SPECIFICATION INTEGRATED CIRCUITS (MICROCIRCUITS) MANUFACTURING, GENERAL SPECIFICATION FOR

MIL-STD-883K w/change 3 METHOD TEST PROCEDURES FOR COMPLEX MONOLITHIC MICROCIRCUITS

Non-Hermetic Packaging of RF Multi-Chip Modules

TN0873 Technical note

Assembly Site: JCET, China Package Types: SOT-23 3L, SOD-323, SC-79 Report No: QUAL08-WB

00136 A OS B REV DESCRIPTION DATE PREP APPD B /1/05 KS KS VECTRON INTERNATIONAL PROPRIETARY UNSPECIFIED TOLERANCES: N/A SHEET 1 0F 15

GaAs IC Reliability in Plastic Packages

REVISION RECORD AND DESCRIPTION CONTINUED ON NEXT PAGE.

MILPITAS, CALIFORNIA DSGN MICROCIRCUIT, LINEAR, MFG

Enhancement Mode GaN FETs and ICs Visual Characterization Guide

Rockwell R RF to IF Down Converter

Novel Technique for Flip Chip Packaging of High power Si, SiC and GaN Devices. Nahum Rapoport, Remtec, Inc.

NEXT ASSY. USED ON REV DESCRIPTION DATE APPROVED OF SHT

FOR OFFICIAL USE ONLY

Maximum MAX662 12V DC-DC Converter

If you have any questions concerning this change, please contact:

Qualification Report T3 Mixer In CQG Package

(1) For internal configuration and circuit schematic, please contact. (2) For power rating per each package, please refer to page 5

XTREME Semiconductor, LP

Motorola MPA1016FN FPGA

Product Qualification Report

PRODUCT/PROCESS CHANGE NOTICE (PCN)

Automating Hybrid Circuit Assembly

The Packaging and Reliability Qualification of MEMS Resonator Devices

LED Die Attach Selection Considerations

Bulk Metal Foil Resistors. Precision Resistor Network Devices (PRND)

23 rd ASEMEP National Technical Symposium

Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version

Cree EZ-p LED Chips Handling and Packaging Recommendations

Reliability Comparison of 28 V 50 V GaN-on-SiC S-Band and X-Band Technologies

Failure Modes in Wire bonded and Flip Chip Packages

Cypress Semiconductor Mold Compound Qualification Report

ENGINEERING PRACTICE (EP) STUDY

SPEC NO REV. T RH1056A, PRECISION, HIGH SPEED, JFET INPUT OPERATIONAL AMPLIFIER

Shielding Effectiveness Measurement of EMI Gaskets and Flange Treatments Subjected to Salt Fog Exposure (20 x 20 Aperture)

Qualification Report. PALCE16V8 (Flash Erasable, Reprogramable CMOS PAL ) April 1996, QTP# 96023, Version 1.0

Predicting, Validating, and Improving Yield of Multi-Chip RF Modules During Product Development

PCTB PC-LAB. Power Cycling Testbench for Power Electronic Modules. Power Cycling Test Laboratory

Mosel Vitelic MS62256CLL-70PC 256Kbit SRAM

3D Wirebondless IGBT Module for High Power Applications Dr. Ziyang GAO Jun. 20, 2014

Analog Devices ADSP KS-160 SHARC Digital Signal Processor

OUR SPECIALTY OUR SCOPE. We specialize in the design and manufacture of thick-film hybrid microcircuits and custom packagings.

Ultra High Precision Bulk Metal Foil Technology 4 Resistor Surface Mount Hermetic Network with 0.5 ppm/ C TCR Tracking and % Tolerance Match

UMC UM F-7 2M-Bit SRAM

For MIL-STD-981 inductors or transformers, Class B lot control applies, see Para. 5.1 for requirements.

REVISION RECORD REV DESCRIPTION DATE 0 INITIAL RELEASE 06/14/96 A PAGE 2, ADDED PARAGRAPHS 3.2.1, 3.2.2, AND

CYPRESS SEMICONDUCTOR ADVANCED PRODUCT CHANGE NOTIFICATION

JOINT INDUSTRY STANDARD

Processor Performance, Packaging and Reliability Utilizing a Phase Change Metallic Alloy Thermal Interface System

SGS-Thomson M28C K EEPROM

Generic Specification for Crystal Controlled Oscillators

Cypress Semiconductor Mold Compound Qualification Report

Power Electronics Packaging Revolution Module without bond wires, solder and thermal paste

MIL-PRF SUMMARY OF CHANGES FOR REVISION K November 15, 2017

Highly Accelerated Thermal Shock Reliability Testing

RE: PCN # ESU SR70-02CTG Alternate Manufacturing Location Approval for Wafer Foundry & Backend Assembly, Test and Packing

QUALIFICATION REPORT RELIABILITY LABORATORY

VTC VM365830VSJ Pre-Amp

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C

Design and Characterization of Thermal Conductive Wafer Coating in Thin Small Outline Package for Automotive Product Application

PRODUCT SPECIFICATION

LINEAR TECHNOLOGY CORPORATIION PAGE 1 OF 14 PDF created with pdffactory trial version

WorkShop Audace. INSA ROUEN 8 juin 2012

Xilinx CN Package Qualification Updates for MRQW 2015 Kangsen Huey Space Product Marketing Manager January, 2014

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

Change Summary of MIL-PRF Revision K

Motorola MC68360EM25VC Communication Controller

Wafer Level Molded DDFN Package Project Duane Wilcoxen

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

National Semiconductor LM2672 Simple Switcher Voltage Regulator

Transcription:

GaAs MMIC Space Qualification GaAs MMIC Testing TriQuint Semiconductor has advanced Lot Acceptance Testing (LAT) for High Reliability Applications of GaAs MMICs. A flowchart depicting the entire MMIC processing flow, including the Quality Conformance Inspection (QCI)/LAT process described herein and wafer-level lot acceptance testing is provided on page 3. The requirements for Standard Product Space Qualification are summarized in table form in Table 2. Non-Recurring Engineering (NRE) A packaged assembly will be developed and characterized to verify stability of the device, as well as to ensure a high assembly yield for the qualification Devices Under Test (DUTs). The junction temperature will be modeled for each device type, considering the device power dissipation and the packaged assembly thermal performance. Also, additional test fixtures are designed and built at this time. All required test procedures and associated documentation will be generated. QCI/LAT FLOW The QCI uses randomly selected MMICs from the wafer-lot to be qualified, assembled into a package. The assembly processes are mature, documented, and are performed by certified operators in environmentally controlled microelectronics assembly facilities. Each MMIC is attached with an eutectic AuSn preform to the package carrier plate using a vacuum reflow process. The off-chip components and TFNs are attached with either eutectic solder or conductive epoxy, depending on the test fixture design. High power dissipation assemblies are then inspected for voiding beneath the FET areas using X-ray. The carrier plate assemblies are temperature cycled ten times according to MIL-STD-883, Method 1010, Condition C. Each assembly is visually inspected to MIL-STD-883, Method 2010, Condition B at 80X magnification.

GaAs MMIC Testing S-parameters and device currents are checked on the completed assemblies to screen for assembly defects. This initial RF test serves as the performance baseline prior to the burn-in step. For the burn-in and life test, ten DUTs are randomly designated as QCI DUTs from the population that passes the initial RF test. Also, three additional devices are selected as archive/calibration devices. These devices will not be subjected to burn-in. These reference devices will be used to verify the calibration and setup of each test stage. The QCI DUTs are then subjected to a 240-hour burn-in. The burn-in is conducted under DC bias only, at a baseplate temperature that will result in a predetermined channel temperature for the MMIC. Following the first burn-in, S-parameters and device currents are again measured. The failure criteria is: A +/-10% change in device operating current for amplifiers and mixers, A maximum of 100 ua of leakage current for phase shifters and attenuators And/or a +/-1 db change in gain from the prior electrical test on any of the test devices. The QCI DUTs are then subjected to a 1000-hour, steady-state life test under the same DC bias as the first burn-in. Following the steady-state life test, S- parameters and currents are again measured. The failure criteria is the same as that used for the conditioning burn-in as described above. Note that the delta parameters at the 1000 hr point are taken from the 2 nd electrical test not the initial electrical test. Data from the QCI process is summarized in a report for the customer. All S- parameter data is archived on disk at TriQuint. The DUTs are also archived at TriQuint. Wafer LAT data and probe data are deliverable at the time of die shipment, and QCI data is typically delivered 16 weeks after delivery of die. The customer may decide to wait for completion of QCI test before accepting shipment of deliverable die.

TYPICAL SPACE QUALIFICATION FLOWCHART Wafer Fabrication 100% DC Probe with Optional RF Probe or sample RF fixture test QCI Testing 10 Devices per Lot 100% Class S Visual Inspection MIL-STD- 883, Method 2010, Condition A Wafer-Level LAT (WLAT) Fixture Samples Assembly screens DC and RF tests 240-hour burn-in DC and RF tests 1000-hr life test DC and RF tests Bond pull testing Backside bond pull testing Lot Process Monitor evaluation

In an effort to support customer need for quick-turn space level devices, several standard products are available for purchase as off-the-shelf space-qualified devices (subject to current inventory). These products are listed in the Table 1 and in all cases the NRE required for qualification has been previously completed. In addition, any of our other standard products or devices produced with our Foundry wafer processes can be space use qualified. For additional information on these devices, visit the TriQuint website at www.triquint.com

Table 1. Space Qualified Standard Products Application Function Device Frequency (GHz) Description Process Power Amp TGA8014 6-18 Power Amp 0.5um MESFET TGA8334 2-20 Power Amp 0.5um MESFET TGA2502 13-15 Power Amp 0.5um PHEMT 3MI TGA9083 6.5-11.5 Power Amp 0.25um PHEMT 2MI TGA9070 23-29 Power Amp 0.25um PHEMT 2MI TGA4505 24-31 Power Amp 0.25um PHEMT 2MI TGA9088A 6-18 Power Amp 0.25um PHEMT 2MI Driver Amp TGA8399C 6-13 Driver Amp 0.25um PHEMT 2MI TGA2507 12-18 Driver Amp 0.5um PHEMT 3MI Gain Block TGA8300 2-18 Gain Block 0.5um MESFET TGA8622 2-20 Gain Block 0.5um MESFET TGA8810 2-10 Gain Block 0.5um MESFET TGA6345 2-18 Gain Block 0.5um MESFET TGA4832 DC - 35 Wideband Amp 0.15um PWR-PHEMT 3MI LNA TGA8310 2-20 LNA 0.5um MESFET TGA8344 2-20 LNA 0.5um MESFET TGA8349 DC - 14 LNA 0.5um MESFET TGA8399B 6-13 LNA 0.25um PHEMT 2MI TGA1342 2-20 LNA 0.5um MESFET TGA4506 20-27 LNA 0.15um LN-PHEMT 3MI Control TGL6425 0.5-18 Digital Atten 0.5um MESFET TGL8784 2-20 Analog Atten 0.5um MESFET TGL4203 DC - 50 Analog Atten 0.25um PHEMT 3MI TGS8250 DC - 18 SPDT Switch 0.5um MESFET TGS8422 DC - 18 SP4T Switch 0.5um MESFET Discrete TGF4350 DC - 22 0.3mm FET 0.25um PHEMT 2MI Other Experience Numerous DC - 40 GHz Amps 0.25um PHEMT 2MI & 3MI Custom Amps HFET Mixers 0.25um PHEMT 2MI Phase Shifter 0.25um PHEMT 3MI Phase Shifter 0.5um PHEMT 2MI Pin Diode Attn. VPIN

Table 2. Standard Space Qualification Flow TEST CONDITIONS SAMPLE Element Visual Inspection MIL-STD-883, Method 2010, Condition A. 100% FIRST METAL, GATE METAL, GLASSIVATION, BACKSIDE METALLIZATION AND WAFER THICKNESS MEASUREMENTS Lot Process Monitor Engineering Data- FIRST METAL thickness, GATE METAL thickness, GLASSIVATION thickness, BACKSIDE METAL thickness, WAFER THICKNESS. LOT PROCESS MONITORS Wire Bond Evaluation/ Bond Pull MIL-STD-883, Method 2011 10 (0) wires per wafer or 20 (1) wires per wafer Backside Metallization/ Bond Pull Internal Visual (Fixtured QCI Samples) 1 mil gold wirebonds bonded to the backside of the die in two corners, no further than 5 mils from either edge. Wires will be pulled to destruction, with a 3g failure strength from MIL-STD-883, Method 2011, Condition D. MIL-STD-883, Method 2010, Condition B at 80x 10 (0) or 20 (1) per wafer Temperature Cycling Pre-Burn In Electrical (+25 C) Burn In 10 Cycles, -65 C TO +150 C, 15 Minute minimum dwells. 240 hours min, Ta = +125 C min* Post Burn In Electrical (+25 C) Steady State Life Spec: S21 of +/- 1 db from Pre-Burn in Electrical 1000 hours min, Ta = +125 C min* Post Life Electrical (+25 C) DELIVERABLE DATA: Wafer LAT Report Element Evaluation/QCI Data Spec: S21 of +/- 1 db from Post burn-in electrical Process Monitor Data, Bond Pull Data, Backside Bond Pull Data. Traveler and Test Data from QCI test. *Ta may be adjusted such that Tj does not exceed 150 C.