Assembly of Mechanically Compliant Interfaces between Optical Fibers and Nanophotonic Chips

Similar documents
Automated High-Throughput Assembly for Photonic Packaging

OPTICAL devices employed in fiber optical communication

Chips Face-up Panelization Approach For Fan-out Packaging

Chip and system-level integration technologies for silicon photonics

Tackling the optical interconnection challenge for the Integrated Photonics Revolution

Super Low-Loss, Super High-Density Multi-Fiber Optical Connectors

Compact hybrid plasmonic-si waveguide structures utilizing Albanova E-beam lithography system

Micro/nanophotonics at VTT

Beam Leads. Spider bonding, a precursor of TAB with all-metal tape

Simulation of Vector Mode Grating Coupler Interfaces for Integrated Optics. Chris Nadovich

Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:

OmniCure Assembly Solutions

Automating Hybrid Circuit Assembly

Efficient, broadband and compact metal grating couplers for silicon-on-insulator waveguides

Flip Chip - Integrated In A Standard SMT Process

EPO-TEK Selector Guide

Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement

Precision Electroforming in High-Strength NiColoy

SLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer

Challenges of Fan-Out WLP and Solution Alternatives John Almiranez

PERFORMANCE SPECIFICATION SHEET

PERFORMANCE SPECIFICATION SHEET

Bridging the Gap Between Nanophotonic Waveguide Circuits and Single Mode Optical Fibers Using Diffractive Grating Structures

First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration

Polymer-based optical interconnects using nano-imprint lithography

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

9/4/2008 GMU, ECE 680 Physical VLSI Design

Chemical Mechanical Planarization

Trench Structure Improvement of Thermo-Optic Waveguides

Optical Fiber Curl. Application Notes. Author. Issued. Abstract. Keywords. Sudipta Bhaumik. May 2013

Application Note AN 992

Supporting Information: Model Based Design of a Microfluidic. Mixer Driven by Induced Charge Electroosmosis

CONSULT COLDSPRING FOR ASSISTANCE IN EDITING THIS SPECIFICATION GUIDE FOR SPECIFIC APPLICATIONS.

The History & Future of

UV15: For Fabrication of Polymer Optical Waveguides

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

Optoelectronic Chip Assembly Process of Optical MCM

3D Stacking of Chips with Electrical and Microfluidic I/O Interconnects

A novel pick-and-place process for ultra-thin chips on flexible smart systems Thomas Meissner (Hahn-Schickard)

Fraunhofer IZM Bump Bonding and Electronic Packaging

Impact of Heatsink Attach Loading on FCBGA Package Thermal Performance

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

CMOS Manufacturing process. Design rule set

Crack extension research of FR4 substrate embedded 90 bend optical fiber under the random vibration Wei Li 1,a, Dejian Zhou 1,b

Welcome to NTT-AT. AT s Booth

Self-aligned via and trench for metal contact in III-V semiconductor devices

Simple UV-based Soft-lithography Process for. Fabrication of Low-Loss Polymer PSQ-L-based. Waveguides

Published in: Proceedings of the 19th Annual Symposium of the IEEE Photonics Benelux Chapter, 3-4 November 2014, Enschede, The Netherlands

Mechanically Flexible Interconnects with Highly Scalable Pitch and Large Stand-off Height for Silicon Interposer Tile and Bridge Interconnection

BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong

Nanoimprinting in Polymers and Applications in Cell Studies. Albert F. YEE Chemical Engineering & Materials Science UC Irvine

On-chip MEMS for automated chip-to-chip assembly

Material based challenge and study of 2.1, 2.5 and 3D integration

Illuminating Innovations

THE FOURTEENTH MICROOPTICS CONFERENCE

TEMPERATURE-DEPENDENT REFRACTIVE INDICES OF OPTICAL PLANAR WAVEGUIDES

First Electrically Pumped Hybrid Silicon Laser

FIBRE-COUPLED HIGH-INDEX PECVD SILICON- OXYNITRIDE WAVEGUIDES ON SILICON

Imbedding Ultra-Thin Chips in Polymers

BGA Package Underfilm for Autoplacement. Jan Danvir Tom Klosowiak

Assembly Challenges in Developing 3D IC Package with Ultra High Yield and High Reliability

Avatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications

3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction

Surface plasmon dielectric waveguides

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

10x Technology, LLC Bringing Advanced Materials to Life

5. Packaging Technologies Trends

MRSI-175Ag Epoxy Dispenser

Preface Preface to First Edition

Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs

Plasma for Underfill Process in Flip Chip Packaging

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Introduction to Lithography

Nano-imprinting Lithography Technology І

nanosilicon Nanophotonics

ADOPT Winter School Merging silicon photonics and plasmonics

Module 4 Design for Assembly

CSP Die Shrink Solution for Memory Devices

Analog Devices ADSP KS-160 SHARC Digital Signal Processor

Calibration technique for MEMS membrane type strain sensors

Progress towards In-Mold Assembly of Mesoscle Rigid Body Revolute Joints

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

Section I Problem Definition Supporting Documents

Cost of Integrated Circuits

Challenges and Future Directions of Laser Fuse Processing in Memory Repair

Flip Chip Joining on FR-4 Substrate Using ACFs

Bare Die Assembly on Silicon Interposer at Room Temperature

Welcome MNT Conference 1 Albuquerque, NM - May 2010

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

LOAD RESPONSE AND FAILURE OF THICK RTM COMPOSITE LUGS

Conductive Adhesive Applications to Imprint Circuitry

Micro- and Nano-Technology... for Optics

TGV and Integrated Electronics

L-JACK Termination Procedure

PROJECT PERIODIC REPORT

Building the 21 st Century Integrated Silicon Photonics Ecosystem

Multi-Piece EasyStep Product Installation Instructions

Using PDMS Micro-Transfer Moulding for Polymer Flip Chip Packaging on MEMS

Transcription:

Assembly of Mechanically Compliant Interfaces between Optical Fibers and Nanophotonic Chips T. Barwicz, Y. Taira, H. Numata, N. Boyer, S. Harel, S. Kamlapurkar, S. Takenobu, S. Laflamme, S. Engelmann, Y. Vlasov, and P. Fortier Add Company Logo Here IEEE 64 th ECTC Orlando, FL, USA May 27 30, 2014

Background Silicon nanophotonics High bandwidth High density Volume manufacturing = low cost Challenge - external fiber interface Mode conversion Tight alignment (< 2 um) High cost Optical fibers Silicon photonic chip Typical approach: vertical grating coupler Active alignment = high cost Diffractive optics = low bandwidth High rigidity = chip-package interaction concerns 2

Compliant interface: concept Mechanically compliant extension with integrated polymer waveguides Standard fiber interface Adiabatic optical coupling Nanophotonic die Standard self-aligned fiber interface Integrated, flexible polymer waveguides High-speed, self-aligned assembly to chip 3

Compliant interface: section of chip interface Polymer ribbon Si chip Polymer waveguides Si waveguides Cross-sectional schematic of ribbon to chip interface Alignment ridge Alignment groove 4

Compliant interface: implementation here Lithographically defined polymer waveguides assembled to a molded ferrule Ferrule lid Mechanically compliant extension Polymer ribbon with waveguides Standard fiber interface Ferrule for interfacing to fibers Nanophotonic die Coupling region Die with nanophotonic circuits 5

Compliant interface: flex to ferrule assembly Polymer ribbon MT pin hole Ferrule Polymer ribbon Ferrule lid - Dispense adhesive - Place ribbon in ferrule - Apply pressure - UV cure adhesive MT based parallel fiber interface Self-alignment structures for high-speed machine assembly - Place lid - Cure lid adhesive - Angle polish fiber interface 6

Compliant interface: flex to ferrule accuracy Accurate fabrication + self-aligned assembly = 1-2 um placement accuracy 200.8 µm (200 µm) 199.5 µm (200 µm) Ferrule lid Polymer ribbon backing 20.5 µm (20 +1/-3 µm) 101.1 µm (100 +/-2 µm) 250.0 µm (250 µm) Polymer waveguides Ferrule 250.0 µm (250 µm) Selfalignment structure 101.1 µm (100+/-2 µm) 7

Compliant interface: flex to chip assembly Pick and place self alignment at compression UV cure adhesive Top view of flex to chip assembly Nanophotonic die Mechanical self-alignment guides Twelve-waveguide interface Polymer ribbon with waveguides 8

Compliant interface: flex to chip assembly Self-alignment structure Polymer ribbon backing Polymer ribbon Adiabatic coupling structure Lamination glue Polymer waveguide core Optical epoxy Polymer alignment ridge UV epoxy Si wafer Si alignment groove 20 um Burried oxide Si wafer Si nanophotonic waveguide Si CMP fill 5 um 9

Compliant interface: alignment accuracy readout Measure polymer waveguide to nanophotonic waveguide alignment: cross-sections and alignment accuracy readout structures Edges of polymer waveguide Alignment readout marks 4 um Si nanophotonic waveguide Si CMP fill 10

Compliant interface: self-alignment performance Starting misalignment: -10 to +10 um Resulting misalignment: ~1 um (typical), < 2 um (always) Brut data Measurement positions circled Resulting misalignment (um) 8 6 4 2 0-2 -4-6 top left top right bottom left bottom right All assemblies in allowed range -8-10 -5 0 5 10 Purposefully induced misalignment (um) 11

Compliant interface: self-alignment angle Decomposing residual misalignment into angular and lateral components see correlation between initial and final lateral misalignment Structure inaccuracy Angle (degree) 0.02 0.01 0-0.01-0.02-0.03-0.04-0.05 Angle of rotation -10-5 0 5 10 Purposefully induced misalignment (um) Resulting misalignment (um) 1.5 1 0.5 0-0.5-1 -1.5 Misalignment after subtraction of rotation 2-2 top left top right bottom left bottom right -10-5 0 5 10 Purposefully induced misalignment (um) Correlation via deformation of polymer alignment ridge 12

Conclusion What has been achieved: Self-aligned assembly of ribbon to ferrule Self-aligned assembly to silicon photonic chip Demonstrated feasibility of single-mode optics assembly in high speed microelectronics tools Single-mode optics requires < 2 um alignment Demonstrated self-alignment to 1-2 um from +/- 10 um purposeful misalignment Limit of re-alignment set by structure accuracy +/- 0.5 um for ribbon to Si alignment +/- 1.5 um for ribbon to ferrule alignment 13

Team and acknowledgments IBM Watson, NY USA Interface design, Si fabrication IBM Research - Tokyo Ribbon to ferrule assembly IBM Bromont C2MI Ribbon to Si assembly Outside partners Shotaro Takenobu Polymer waveguide fabrication Masato Shiino Ferrule fabrication Supported by 14