200mm Next Generation MEMS Technology update. Florent Ducrot

Similar documents
Extending Etch and Deposition Capabilities for Implementation of 3D Packaging of MEMS in Volume Production

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Chapter 3 Silicon Device Fabrication Technology

Activities in Plasma Process Technology at SENTECH Instruments GmbH, Berlin. Dr. Frank Schmidt

3D technologies for integration of MEMS

SKW Wafer Product List

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Czochralski Crystal Growth

Chapter 5 Thermal Processes

New Materials as an enabler for Advanced Chip Manufacturing

Metallizing High Aspect Ratio TSVs For MEMS Challenges and Capabilities. Vincent Mevellec, PhD

Examples of dry etching and plasma deposition at Glasgow University

CMP for Thru-Silicon Vias TSV Overview & Examples March 2009

A Deep Silicon RIE Primer Bosch Etching of Deep Structures in Silicon

ADVANCES IN ETCH AND DEPOSITION TECHNOLOGIES FOR 2.5 AND 3D BEOL PROCESSING

Today s Class. Materials for MEMS

Progress in Monolithic III-V/Si and towards processing III-V Devices in Silicon Manufacturing. E.A. (Gene) Fitzgerald

TSV Formation: Drilling and Filling

Surface Micromachining

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

INTEGRATED-CIRCUIT TECHNOLOGY

Thin. Smooth. Diamond.

Thin. Smooth. Diamond.

Procese de depunere in sistemul Plasma Enhanced Chemical Vapor Deposition (PECVD)

New Applications of CMP for Non-Traditional Semiconductor Manufacturing. Robert L. Rhoades, Ph.D. Entrepix, Inc.

Lect. 2: Basics of Si Technology

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1

Low Temperature Dielectric Deposition for Via-Reveal Passivation.

TSV Interposer Process Flow with IME 300mm Facilities

EE C245 ME C218 Introduction to MEMS Design Fall 2011

Si DRIE APPLICATION In Corial 210IL

ME 141B: The MEMS Class Introduction to MEMS and MEMS Design. Sumita Pennathur UCSB

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

New CMP Applications And Opportunities for Improvement. Robert L. Rhoades, Ph.D. Presentation for Levitronix Conference May 2011

MEMS Devices. Fraunhofer Institute for Silicon Technology ISIT. Itzehoe, Germa. any

New approaches to classical Silicon Solar Cells

EE 143 CMOS Process Flow

Tapered Walls Via Holes Manufactured Using DRIE Variable Isotropy Process

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

IC/MEMS Fabrication - Outline. Fabrication

EECS130 Integrated Circuit Devices

Microstructures using RF sputtered PSG film as a sacrificial layer in surface micromachining

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Poly-SiGe MEMS actuators for adaptive optics

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Complementary Metal Oxide Semiconductor (CMOS)

Atomic Layer Deposition(ALD)

National Nano Fabrication Centre (NNFC)

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

Corial PS200 4-sided multi-module platform

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

Deposition Technologies for >500GB/in 2 and HAMR Write Heads PMR

VLSI Technology. By: Ajay Kumar Gautam

Surface micromachining and Process flow part 1

Improving AlN & ScAlN Thin Film Technology for Next Generation PiezoMEMS SEMICON Taiwan MEMS FORUM

Drytech Quad Etch Recipes Dr. Lynn Fuller Mike Aquilino Microelectronic Engineering

Fabrication Technology, Part II

Overview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA

Fabrication of Nanoscale Silicon Membranes on SOI Wafers Using Photolithography and Selective Etching Techniques:

CMP Process Development for the Via- Middle 3D TSV Applications at 28nm Technology Node

The Berkeley Marvell NanoLab

Design Handbook. amems Process Technology. A RSC MEMS Technology. Rockwell Scientific Company, LLC. Revision 1.0

Welcome MNT Conference 1 Albuquerque, NM - May 2010

Fabrication of high power GaN transistors F. Medjdoub CNRS - IEMN

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

Oerlikon PVD production solutions for piezoelectric materials

ALLOS Semiconductors GmbH

Aqueous Ammonium Sulfide Passivation and Si 1-x Ge x MOSCaps

New Applications for CMP: Solving the Technical and Business Challenges. Robert L. Rhoades, Ph.D. NSTI Conference (Houston, TX) May 5, 2009

STUDY OF INFLUENCE OF IN SITU CLEANING PROCESS ON THE QUALITY OF PECVD SiO 2 / LPCVD POLYSILICON INTERFACE

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

ECSE-6300 IC Fabrication Laboratory Lecture 4: Dielectrics and Poly-Si Deposition. Lecture Outline

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Chemical Vapor Deposition

An SOI Process for Fabrication. of Solar Cells, Transistors and Electrostatic Actuators. Berkeley Sensor and Actuator Center

Silicon-on-insulator (SOI) was developed in the

ALD Film Characterization Rachel Brown 5/13/14

Process Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology

Engineered Substrates

Review of CMOS Processing Technology

CMP Process Development Techniques for New Materials. Robert L. Rhoades, Ph.D. ECS 213 th Meeting (Phoenix, AZ) May 19-21, 2008

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Lecture #18 Fabrication OUTLINE

MICROCHIP MANUFACTURING by S. Wolf

Dr. Lynn Fuller Webpage:

Lecture 7 CMOS MEMS. CMOS MEMS Processes. CMOS MEMS Processes. Why CMOS-MEMS? Agenda: CMOS MEMS: Fabrication. MEMS structures can be made

Etching Mask Properties of Diamond-Like Carbon Films

3DIC Integration with TSV Current Progress and Future Outlook

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology

Chapter 3 CMOS processing technology

Chapter 7 Polysilicon and Dielectric Film Deposition

THE IMPACT OF 3D DEVICES ON THE FUTURE OF PROCESS MATERIALS TRENDS & OPPORTUNITIES

Institute of Solid State Physics. Technische Universität Graz. Deposition. Franssila: Chapters 5 & 6. Peter Hadley

Vertical high voltage devices on thick SOI with back-end trench formation

MEMS Surface Fabrication

FIBRE-COUPLED HIGH-INDEX PECVD SILICON- OXYNITRIDE WAVEGUIDES ON SILICON

Transcription:

200mm Next Generation MEMS Technology update Florent Ducrot

The Most Exciting Industries on Earth Semiconductor Display Solar 20,000,000x reduction in COST PER TRANSISTOR in 30 years 1 20x reduction in COST PER AREA in 15 years 2 3x reduction in COST PER WATT in 4 years At 1976 transistor prices, an ipod would have cost $3.2B 1 Source: SIA, IC Knowledge LLC 2 Source: Display Search, Nikkei BP, Applied Materials

Continued Technology Development 200mm market growth driven by consumer electronics, automotive, industrial and medical applications LED TFB & Others Discrete Power MEMS Analog APPLIED MATERIALS Over 40 years of technology development to enable life-changing innovations * All images used with owners permission

Expansion of MEMS Capabilities Applied Materials Supports MEMS Production and R&D DEVELOPING NEW EQUIPMENT, MATERIALS AND PROCESSES FOR MEMS Aluminum Nitride (AlN) Thick Aluminum (Al) RF and Mechanical Applications High Power Devices Sub-Micron MEMS Working within the Global MEMS Community

200mm MEMS Equipment Portfolio Applied Materials is growing its 200mm MEMS portfolio

Latest DRIE Technologies NEW DPS DTM DRIE Chamber for MEMS, Power Devices and TSV No In-Situ Chamber Clean allows best in class wafer throughput and extends Mean Time Between Cleans far beyond 500 RF Hrs! Tunable Source Coil Technology enables WIW etch depth and sidewall profile nu. < 2 % Hard Mask-Open Capability with dielectric etch rates approaching 750nm/min! High Speed Gas Switching enabling Bosch process with << 1sec etch and deposition times Low Temperature (-20 C) Capability for increased selectivity and sidewall profile control Demo Ready Pulsed High Power Low Frequency Generator eliminating undercut on SOI wafers Parameter Ramping with enhanced recipe control New DPS DTM Chamber (Actual Photo Shown)

Next Generation DRIE Capability Demo Ready High Etch Rates ( 22µm/min) and Fine Profile Control for TSV Ultra-High Aspect Ratio Sub-Micron MEMS Applications 400 nm Excellent End Point and Notch Control in SOI Applications! Low Mask Undercut (17nm) and Ultra-Small Sidewall Scallops (13nm) 7

Advanced Deposition Processes Adding new film processes in support of MEMS Demo Ready ECD Metal (>100µm) Single Step ( 10µm) Low Temp SiGe Epi-Silicon ( 50µm) SiO 2 Layer Ge Layer Al Layer Silicon Si Layer PVD AlN ( 2.5µm) (nu. << 0.5%) Thick ( 40µm) CVD SiO 2 High Dep Rate PVD Ge

Conclusion Applied Materials currently offers DRIE, CVD, PVD, CMP and Metrology Tools for MEMS. Applied Materials is continuing to expand its MEMS product portfolio with the aim of providing a complete MEMS solution in support of all process technologies that are critical to MEMS development. www.appliedmaterials.com/mems For More information about Applied Materials MEMS product portfolio please contact Applied Materials Sales. Applied Materials Confidential 9

MEMS CVD SiGe Demo Ready Offering Low Temp, High Dep Rate Films for CMOS Compatible MEMS Parameters Target Requirement Actual Wafer to wafer uniformity +/- 5% <3% Within wafer uniformity +/-3% <2% 1 sigma Ge content 60 65% 60% Thickness 5 10um 10µm Conformality Fill 2:1 aspect ratio TBD SiGe Layer on SiH 4 USG Maximum temperature 425C 420C Deposition rate >100nm/min 236nm/min Resistivity < 5mΩ-cm < 4 mω-cm Residual stress 100-150MPa comp 130MPa comp Strain gradient < 5x10-5 µm -1 TBD Currently the only Single Step/Pass Process For Low Temp, Thick SiGe Films! SiGe Layer on Thermal SiGe Seed 11

MEMS CVD Thick Oxide Demo Ready PECVD TEOS Or SiH 4 based Low Temperature, Thick Oxide ( 22µm) Parameters TEOS SiH 4 Within wafer uniformity 1.18 % 0.98 % Thickness per Pass >5 um >5 um Maximum temperature 350 C 350 C Deposition rate >1300 nm/min >2300 nm/min Residual stress -43 MPa -48 MPa Refractive Index 1.4549 1.4789 Defects 138 (> 0.2um) 20 (> 0.2um) 20µm Thick PECVD TEOS Single pass 5µm deposition, no clean required Target Applications Include: MEMS Photonics 12

Aluminum Nitride (AlN) Demo Ready Oct 12 AlN for Production at Both 6 and 8 Wafer Sizes Parameters Target Requirement WIW Uniformity (6 / 8 ) < 0.5% / <1.0 % Actual < 0.5 % (6 ) << 1% (8 ) Thickness 800nm 2.5µm Tunable Deposition rate >80 nm/min > 85nm/min FWHM Rocking Curve 1.65 1.3 Maximum temperature 450 C 400 C Stress -100MPa to 400MPa Tunable Refractive Index 2.08 ± 0.2 2.0723 Surface Roughness < 2.5nm 1.5nm AlN Layer on Mo (Deposited on 8 Wafer) Applications in RF Devices and MEMS Actuator Devices 13

PVD Ge Films High Deposition Rate Ge Process For Thick Ge Films Demo Ready Parameters Actual WIW Uniformity < 2.6 % Ge Layer Thickness Deposition rate 540nm > 260 nm/min Al Layer Maximum temperature < 400 C Stress 221 MPa Bulk Resistivity (Ohm.cm) ~ 48 Si Layer Surface Roughness ~3.78 nm Often used as a Bonding Layer and Electrical Interconnect Tilted View of Top Surface Roughness ~ 3.78nm 14