Cu Wiring Process for TFTs - Improved Hydrogen Plasma Resistance with a New Cu Alloy -

Similar documents
1. Aluminum alloys for direct contacts. 1.1 Advantages of aluminum alloys for direct contacts

A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

Ultra High Barrier Coatings by PECVD

Schematic creation of MOS field effect transistor.

Chapter 4 : ULSI Process Integration (0.18 m CMOS Process)

Chapter 2 Manufacturing Process

Chapter 3 Silicon Device Fabrication Technology

Chapter 3 CMOS processing technology

Amorphous and Polycrystalline Thin-Film Transistors

Doping and Oxidation

Lecture 22: Integrated circuit fabrication

EECS130 Integrated Circuit Devices

Czochralski Crystal Growth

Make sure the exam paper has 9 pages total (including cover page)

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin

Fabrication and Layout

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

EE 330 Lecture 9. IC Fabrication Technology Part 2

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

EE 143 CMOS Process Flow

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Introduction. 1. Sputtering process, target materials and their applications

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Complexity of IC Metallization. Early 21 st Century IC Technology

Because of equipment availability, cost, and time, we will use aluminum as the top side conductor

conductor - gate insulator source gate n substrate conductor - gate insulator gate substrate n open switch closed switch however: closed however:

CS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing

Physical Vapor Deposition (PVD) Zheng Yang

Alternatives to Aluminium Metallization

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

Lect. 2: Basics of Si Technology

Microfabrication of Integrated Circuits

VLSI Technology. By: Ajay Kumar Gautam

Lecture 0: Introduction

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

VLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris

Lecture #18 Fabrication OUTLINE

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

EE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion

CMOS FABRICATION. n WELL PROCESS

Development of Low-resistivity TiN Films using Cat Radical Sources

Bonding Technology of FPD(Flat Panel Display)

CMOS VLSI Design. Introduction. All materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN. Introduction

Lecture 1A: Manufacturing& Layout

EE CMOS TECHNOLOGY- Chapter 2 in the Text

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

Silicon Wafer Processing PAKAGING AND TEST

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

EE 434 Lecture 9. IC Fabrication Technology

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Instructor: Dr. M. Razaghi. Silicon Oxidation

Review of CMOS Processing Technology

Semiconductor Technology

ECSE-6300 IC Fabrication Laboratory Lecture 4: Dielectrics and Poly-Si Deposition. Lecture Outline

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

2. High Efficiency Crystalline Si Solar Cells

KGC SCIENTIFIC Making of a Chip

Chapter 2 MOS Fabrication Technology

VLSI Systems and Computer Architecture Lab

Surface micromachining and Process flow part 1

Laser Crystallization for Low- Temperature Poly-Silicon (LTPS)

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

Low contact resistance a-igzo TFT based on. Copper-Molybdenum Source/Drain electrode

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:

Method For Stripping Copper In Damascene Interconnects >>>CLICK HERE<<<

CALTECH CONFERENCE ON VLSI, January 1979

Technology Drivers for Plasma Prior to Wire Bonding

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1

All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems

Chapter 5 Thermal Processes

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

CHAPTER - 4 CMOS PROCESSING TECHNOLOGY

Semiconductor device fabrication

VLSI Design and Simulation

Overview of Dual Damascene Cu/Low-k Interconnect

Process Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

Today s Class. Materials for MEMS

Process Flow in Cross Sections

Growth of monocrystalline In 2 O 3 nanowires by seed orientation dependent vapour-solid-solid mechanism

PROCESSING OF INTEGRATED CIRCUITS

9/4/2008 GMU, ECE 680 Physical VLSI Design

Sputtering Target of Oxide Semiconductor with High Electron Mobility and High Stability for Flat Panel Displays

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

Effect of Ti/Cu Source/Drain on an Amorphous IGZO TFT Employing SiNx Passivation for Low Data-Line Resistance

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Alternate Channel Materials for High Mobility CMOS

Journal of Advanced Mechanical Design, Systems, and Manufacturing

Department of Electrical Engineering. Jungli, Taiwan

Extending Etch and Deposition Capabilities for Implementation of 3D Packaging of MEMS in Volume Production

UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES.

Transcription:

Cu Wiring Process for TFTs - Improved Hydrogen Plasma Resistance with a New Cu Alloy - Masanori Shirai*, Satoru Takazawa*, Satoru Ishibashi*, Tadashi Masuda* As flat-screen TVs become larger and their resolution higher for digital broadcasting, 40-inch screens with 1920 by 1080 pixels (full HD) have become popular in recent years. 1) And as a result of changes in the way audiences watch TV programs 2) brought about by the spread of digital home appliances and high-speed Internet systems, 4000-by-2000 (4K-by-2K) TFT-LCD panels with four times as many pixels as current digital broadcasting TV screens are being developed. In order to develop 4K-by-2K panels, however, it is necessary to solve problems regarding signal delays and increases in circuit costs. While Al alloy wires are widely used for driver circuits at present, highspeed driving for large-size screens causes signal delays as a result of higher wire resistance. 3) Panels provided with driver ICs on both sides and divided into several sections for operation are used to resolve this difficulty. However, these panels involve increases in the number and complexity of parts, causing increases in manufacturing costs. Therefore, in order to achieve high-speed driving and reductions in costs, the use of Cu alloy materials, which have a lower resistance than Al alloy materials, is preferred. 4) Cu films have problems regarding adhesion to underlayers as well as the same problems with counter diffusion with Si underlayers as Al films. Current Al alloy wiring requires Mo or Ti barrier layers, increasing panel costs. 5) We have reported that while Cu wiring also requires similar barrier layers, forming a Cu alloy oxidized layer on the interface with the underlayer by oxygen mix sputtering improves the adhesion and barrier capabilities of film layers. 6) However, in recent TFT manufacturing processes, hydrogen plasma treatment is sometimes performed after forming source/drain electrodes. It has been confirmed that this treatment deoxidizes the oxidized Cu alloy layers, thereby decreasing film adhesion. Our examination of Cu alloy materials and treatment processes led us to discover that Cu alloy oxidized layers with Ca or Mg-Al added show high resistance to hydrogen plasma treatment. As large-screen LCD TVs have become more popular, the price of TFT-LCD panels has fallen, leading to reductions in material costs and cuts in the number of processes. TFT arrays are created by deposition (sputtering or CVD (chemical vapor deposition)) followed by a series of processes masking (resist coating, light exposure and development), etching (wet or dry) and resist strippingthat are repeated several times. Ordinarily, one pattern is formed and etched in one masking process. The manufacture of TFT arrays, which are composed of a number of thin layers, requires several masking processes, causing a considerable increase in manufacturing costs. A process using half-tone masks that allow consecutive etching of several types of thin films with a single masking process has been developed and commercialized in recent years. 7) This process, which reduces the high number of masking processes required for the manufacturing of TFT arrays and makes it possible to downsize facilities, is being developed by various panel manufacturers as a low-cost process. A photomask normally etches a pattern by the transmission and blocking of light. Positive photoresist exposed to transmitted light is removed through development, while Chiba Institute for Super Materials, ULVAC, Inc. Materials Business Group, ULVAC, Inc. TFT Array Structure 30

S/D metal Half-tone mask Deposition Resist patterning Wet etching Dry etching Ashing Wet etching Channel Dry etching Channel Ashing Example of a Low-Cost TFT Manufacturing Process photoresist unexposed to light remains intact after development. Half-tone masks have narrow slits (approximately 1 m) on some parts of their surface so as to allow partial transmission of light, which is half-way between light transmission and light-blocking. Areas of photoresist that are exposed to partial transmission of light form a film thinner than areas not exposed to light. Figure 1 shows the structure of a TFT array, and Figure 2 an example of a low-cost TFT manufacturing process using half-tone masks. In a low-cost TFT manufacturing process, a series of layers is successively deposited a gate dielectric film (SiNx), a semiconductor layer (a-si) and a contact layer (n + a-si) by CVD and source/drain electrodes (metal) by sputtering after gate electrodes have been formed. Photoresist is patterned using half-tone masks. Light to TFT source/drain electrode areas is blocked by these masks, while light to channel areas is half-transmitted. Photoresist films thinner than those formed on source/ drain electrode areas are formed on channel areas through this process. Source/drain electrodes are formed by wet etching. Si layers exposed after (3) are removed by dry etching. Photoresist is uniformly etched in the direction of film thickness by ashing. In consequence, photoresist on channel areas coated with thinner films is removed, leaving photoresist only on source/drain electrode areas. Metal films on TFT channel areas are removed by wet etching. n + a-si on channel areas is removed by dry etching. Residual photoresist is removed. The half-tone mask process makes it possible to perform the dry etching of Si layers and the wet etching of metal layers successively in a single masking process. It also makes it possible to perform dry etching to remove the contact layer (n + a-si) on channel areas without a new photo-masking process, thereby greatly shortening the manufacturing process compared with traditional photo masking. Another characteristic of the TFT array structure presented in this article is that no protective films are needed to protect channel layers. Protective films are formed in order to improve the etching selectivity of n + a-si and a-si layers during the dry etching of the channel formation process and to protect the a-si layer from plasma damage. However, forming protective films requires additional de- Low-resistance layer Oxidized layer Film Composition of Cu Wiring 31

Deoxidization of a Cu-X-O film by H2 plasma Deterioration in the adhesion of the Cu-X-O film Model Showing Adhesion Deterioration Caused by Hydrogen Plasma Exposure position, resist patterning, and etching processes, causing a considerable increase in manufacturing costs. Recently, TFT array structures that do not need protective films are being used. The etching selectivity of n + a-si and a-si layers has been improved by the optimization of the dry etching process. However, there is a risk of plasma damage to the a-si layer, causing deterioration in TFT capabilities. To protect the layer from plasma damage, hydrogen plasma treatment is performed in processes subsequent to channel formation. Hydrogen plasma treatment terminates the Si dangling bonds on the a-si layer and resolves the problem of deterioration in TFT capabilities. Hydrogen plasma treatment is performed after the formation of channels and before the deposition of the passivation layer (SiNx) by CVD. Source/drain electrodes (metal wiring) are exposed to hydrogen plasma along with the a-si layer. Therefore, in a low-cost TFT manufacturing process, the hydrogen plasma resistance of metal wires must be improved. Forming a Cu alloy oxidized layer on the interface with the underlayer by oxygen mix sputtering provides film layers with high levels of adhesion and good barrier capabilities. A Cu alloy oxidized layer produces oxides of Cu and alloy elements on the interface with the underlayer, thereby improving the adhesion and barrier capabilities of film layers. Figure 3 shows the film composition of Cu wiring for TFTs. In the low-cost TFT manufacturing process described in the preceding section, source/drain electrodes are exposed to hydrogen plasma without protection as a result of the use of half-tone masks and the elimination of the protective film formation process. We have confirmed that Hydrogen Plasma Resistance of Cu-Ca Alloy and Cu-Mg-Al Alloy (Adhesion) Sub. Glass, n + a-si, SiNx After H After H 2 Plasma 2 Plasma as SiNx depo. Metal depo. Power density W/cm 2 Power density W/cm 2 0.6 0.8 1.0 0.6 0.8 1.0 Cu/Mo/sub. OK OK OK OK OK OK OK Cu/Cu-Mg-O/sub. OK NG NG NG NG NG NG Cu/Cu-Ca-O/sub. OK OK OK OK OK OK OK Cu/Cu-Mg-Al-O/sub. OK OK OK OK OK OK OK Evaluated by tape tests (OK: no peeling in any grid; NG: peeling in any of the grids) 32

process that is being developed by various companies. In order to improve the hydrogen plasma resistance of film layers, we searched for alloy elements that produce oxides more stable than those of traditionally used alloy elements. Our search led us to discover that Cu alloy oxidized films formed with Ca or Mg-Al added show high hydrogen plasma resistance. Barrier Capabilities of Cu-Ca Alloy after Hydrogen Plasma Treatment (AES Analysis) if Cu alloy oxidized films are used in combination with adhesion and barrier layers, hydrogen plasma treatment causes deterioration in the adhesion and barrier capabilities of film layers. Figure 4 shows a model to explain the deterioration in adhesion caused by hydrogen plasma exposure. It has been confirmed that hydrogen plasma exposure causes hydrogen ions to pass through the upper metal Cu film layer, thereby deoxidizing the lower Cu alloy oxidized film layer. Our experiments lead us to assume that this phenomenon causes oxides of Cu and alloy elements formed on the interface with the underlayer to deoxidize, which in turn causes deterioration in the adhesion of film layers. Hydrogen plasma resistance is considered to be an essential requirement for the low-cost TFT manufacturing Table 1 presents the results of adhesion tests of Cu- Ca alloy and Cu-Mg-Al alloy after hydrogen plasma treatment. They were evaluated by tape tests using glass substrates, n + a-si films, and SiNx films as underlayers for Cu alloy. We compared Mo films and Cu- Mg-O films that are traditionally used as Cu alloy oxidized films. Hydrogen plasma treatment was performed under the following conditions: Hydrogen plasma: - H 2 pressure: 200Pa - Power density: 0.6, 0.8 and 1.0 W/cm 2 - Tsub.: 250 - Time: 60 sec. Assuming the deposition of a passivation (SiNx) layer, we also evaluated the adhesion of SiNx film layers successively formed after hydrogen plasma treatment. Using Cu-Mg-O films in combination with adhesion layers provided high adhesion as depo., but hydrogen plasma treatment caused the film adhesion to deteriorate. Meanwhile, when Cu-Ca-O films and Cu-Mg-Al-O films were used in combination with adhesion layers, hydrogen plasma treatment did not cause deterioration in film adhesion in the subsequent deposition of SiNx films. Similar results were obtained for different types of underlayers (glass substrates, n + a-si films and SiNx films). These results lead us to conclude that oxides containing Ca or Mg-Al formed on the interface with underlayers remain without being deoxidized by hydrogen plasma, maintaining high film adhesion. Elements for Measuring Contact Capabilities Assuming the application of our technology to source/ drain electrodes in low-cost TFT manufacturing processes, we evaluated the barrier capabilities of film layers. We first formed an a-si film (300 nm) on a glass substrate by 33

Contact Capabilities of Different Barrier Films with n + a-si CVD and successively deposited a Cu-Ca oxidized layer (50 nm) by oxygen mix sputtering and a low-resistance pure Cu layer (300 nm) by pure Ar gas sputtering. We then exposed these film layers to hydrogen plasma under the same conditions as described above. We then annealed the material at 350 in a vacuum for an hour and studied its layer composition in the direction of film thickness by AES analysis. The results of the AES analysis presented in Figure 5 show that there is no Cu diffusion into the a-si film layer, confirming that oxides containing Ca formed on the interface improve the hydrogen plasma resistance and barrier capabilities of film layers. Assuming the application of our technology to source/ drain electrodes, we also measured electric contact capabilities with an n + a-si layer. We created a measurement sample by forming an n + a-si film (300 nm) on an n + Si wafer by CVD and by successively forming a Cu-Ca or Cu- Mg-Al oxidized layer (50 nm) by oxygen mix sputtering and a low-resistance pure Cu layer (300 nm) by pure Ar Cross-section of Cu/Cu-Mg-Al/Glass After Wet Etching (SEM Photo) gas sputtering. Figure 6 shows the element structure of our evaluation sample. Evaluations were made both as depo. and after annealing the material at 350 in a vacuum for an hour. We also performed evaluations of a sample created using Mo for the upper Cu barrier layer in order to make comparisons. Figure 7 (a) presents results obtained using Mo for the barrier layer. These results show the same V-I properties as depo. as after annealing. Meanwhile, Figures 7 (b) and (c) present results obtained with Cu-Ca-O films and Cu-Mg-Al-O films used as barrier layers. These results lead us to conclude that these Cu alloys have contact capabilities with n + a-si films equivalent to the Mo film. They have the same V-I properties as depo. as after annealing, leading us to conclude that heat treatment causes no deterioration in these properties. In this article, we presented a Cu wiring process using Cu-Ca alloy and Cu-Mg-Al alloy as a technology that can be used for low-cost TFT manufacturing processes. We also showed that the Cu-Mg-Al alloy has characteristics that other Cu alloys do not have. Cu-Mg-Al alloy has high adhesion levels to glass even without using oxygen mix sputtering. In other words, in processes using Cu-Mg-Al alloy, it is possible to use films sputtered with Ar gas alone for the adhesion layer. Figure 8 shows an SEM photo showing a cross-section of film layers after wet etching, which were formed consecutively by depositing a Cu-Mg-Al film with Ar gas and then forming a low resistance Cu film. The photo shows a good cross-sectional shape produced by a single solu- 34

tion etching. If low-resistance Cu is used in combination with other materials for the adhesion layer, the wet etching of deposition layers sometimes causes a cell reaction (galvanic corrosion). This can cause a difference in the etching speed between the low-resistance layer and the adhesion layer, preventing a smooth tapered shape from being formed. It is known that materials such as Mo have particularly strong effects on the cell reaction with Cu. The deposition film formed using Cu-Mg-Al alloy for the adhesion layer can be easily processed by etching. In this paper, we presented Cu wiring technology using Cu alloy material, which can replace the Al alloys currently used for TFT wiring. The Cu wiring process presented in this paper can be used for the low-cost TFT manufacturing processes that are currently being developed by various companies. Our technology, which does not require the use of barrier metals, can help reduce the materials costs and manufacturing costs of large-size TFT panels. It is also expected to play an important role in the development of 4k-by-2k high-density panels and highspeed drives that can be operated at two or four times current operation speeds. Cu alloy oxidized films and Cu-Mg-Al alloy metal films have high levels of adhesion to underlayers. Since these films improve adhesion, one of the problems with Cu films, they are also expected to be used for the development of electronic devices apart from TFTs. 1) Shinya Saeki: Television out of standard to challenge the beauty, Nikkei Electronics, 2-9, No.997, P39, 2009. 2) Lai-Juh Chen: A new life style strategy, Technical strategy edition of Nikkei FPD 2009, P62, 2009. 3) Hiroaki Kitahara: The whole aspect of the active model liquid crystal display technology, Basic technology edition of Nikkei FPD 2006, P36, 2006. 4) Sweta Dash: The price decline will result in the indispensable expansion of the third large-sized market, television, The business edition of Nikkei FPD 2006, P110, 2006. 5) M.Ben-Tzur et. al.: Modifications in the interfacial reaction between thin films of Ti and Al due to alloying the Al with Si, J.Vac.Sci.Technol., A8(6), P4069,1990. 6) S.Takasawa,et al.: IDW 08 Digest P95, 2008 7) Yohsuke Kasuya: The latest trend of the photomask for FPD in which high definition and enlargement advance, Semiconductor FPD World, P83, 2006/6. 35