Layout-related stress effects on TID-induced leakage current

Similar documents
CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

FABRICATION of MOSFETs

We are moving to 155 Donner Lab From Thursday, Feb 2 We will be able to accommodate everyone!

9/4/2008 GMU, ECE 680 Physical VLSI Design

MOS Front-End. Field effect transistor

Chapter 2 Manufacturing Process

Manufacturing Process

Performance Predictions for Scaled Process-induced Strained-Si CMOS

Manufacturing Process

Tri-Gate Transistor Architecture with High-k Gate Dielectrics, Metal Gates and Strain Engineering

High Performance High-K + Metal Gate Strain Enhanced Transistors on (110) Silicon

CMOS Manufacturing Process

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 55, NO. 4, AUGUST

Lecture 200 BiCMOS Technology (12/12/01) Page 200-1

Complementary Metal Oxide Semiconductor (CMOS)

ECE520 VLSI Design. Lecture 7: CMOS Manufacturing Process. Payman Zarkesh-Ha

Cost of Integrated Circuits

Interface Structure and Charge Trapping in HfO 2 -based MOSFETS

CMOS VLSI Design. Introduction. All materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN. Introduction

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

EEC 118 Lecture #5: MOS Fabrication. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Lecture 0: Introduction

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1

ECE 659. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, Digital EE141 Integrated Circuits 2nd Manufacturing.

CMOS Processing Technology

CMOS Processing Technology

Design Consideration and Effect of Parameter Variation on sub-40nm Bulk MOSFET using TCAD Tool

CS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing

Integrated Circuit Engineering Corporation EPROM

Strain Engineering for Performance Enhancement in Advanced Nano Scaled SOI-MOSFETs

Radiation Effects on Emerging Electronic Materials and Devices

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

Manufacturing Process

This Appendix discusses the main IC fabrication processes.

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

Fairchild Semiconductor Application Note June 1983 Revised March 2003

Problem 1 Lab Questions ( 20 points total)

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

VLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris

CMOS Manufacturing process. Design rule set

VLSI Systems and Computer Architecture Lab

VLSI Digital Systems Design

CMOS FABRICATION. n WELL PROCESS

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

Chapter 3 CMOS processing technology

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

CHAPTER - 4 CMOS PROCESSING TECHNOLOGY

Modeling of Local Oxidation Processes

VLSI Design and Simulation

EE 330 Lecture 9. IC Fabrication Technology Part 2

EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:

Lecture #18 Fabrication OUTLINE

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin

Integrated Circuits & Systems

Lecture 1A: Manufacturing& Layout

EE 143 CMOS Process Flow

Mark T. Bohr Intel Senior Fellow, Technology and Manufacturing Group Director, Process Architecture and Integration INTEL CORPORATION

Department of Electrical Engineering. Jungli, Taiwan

Measuring and modelling the mechanical stress transmitted by Silicon Nitride lines on Silicon substrates

EE CMOS TECHNOLOGY- Chapter 2 in the Text

Silicon Wafer Processing PAKAGING AND TEST

ASIM-X MEMS-Specific Design Rules

Portland Technology Development, * CR, # QRE, % PTM Intel Corporation

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Chapter 4 : ULSI Process Integration (0.18 m CMOS Process)

Renesas M5M40R326 32Mbit DRAM Memory Structural Analysis

ECE321 Electronics I

Manufacturer Part Number. Module 2: CMOS FEOL Analysis

Process Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow

National Semiconductor LM2672 Simple Switcher Voltage Regulator

Dose and Dose-Rate Effects in Micro-Electronics. Pushing the Limits to Extreme Conditions. Philippe Adell, PhD., NASA-JPL, USA

Application of Taguchi Method in Optimization of Gate Oxide and Silicide Thickness for 45nm NMOS Device

Changing the Dopant Concentration. Diffusion Doping Ion Implantation

Body-tied-to-SOUrce ) Y

Complexity of IC Metallization. Early 21 st Century IC Technology

Microfabrication of Integrated Circuits

Isolation Technology. Dr. Lynn Fuller

Motorola PC603R Microprocessor

566 Zheng Zhong-Shan et al Vol Device and experiment First, standard SIMOX (separation-by-implantedoxygen) wafers were formed through implanting

Process Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut

Packaging and Ball Bonding Gold wire makes contact from bonding pads on chip to package Gold wire is formed into ball to make contact Uses an

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

EE 434 Lecture 9. IC Fabrication Technology

Total Points = 110 possible (graded out of 100)

Isolation of elements

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Fabrication and Layout

6.774 Fall 2006: Global and Local Stress to Enhance CMOS Performance

Strain for CMOS performance Improvement

A New High-k Transistor Technology Implemented in Accordance with the 55nm Design Rule Process

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

(12) United States Patent (10) Patent No.: US 6,670,279 B1

Review of CMOS Processing Technology

EE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Czochralski Crystal Growth

Transcription:

Layout-related stress effects on TID-induced leakage current Nadia Rezzak, R. D. Schrimpf, M. L. Alles, En Xia Zhang, Daniel M. Fleetwood, Yanfeng Albert Li Radiation Effects Group Vanderbilt University, Nashville Tennessee, USA MURI, May 25, 2010

Outline Introduction Types and sources of stress for NMOS and PMOS Dependence of channel stress on layout Active space (SA) distance effect on TID induced leakage current Pre-irradiation V th and I off vs. SA Post-irradiation I off vs. SA Channel width effect on TID induced leakage current Mechanical stress extraction using measured I d (sub) Conclusion

Introduction Mechanical stress plays an important role in process modeling It controls the structural integrity of the device; the mobility of charged carriers and leakage currents are changed by stresses STI-induced mechanical stress increases with the reduction of the device active area. Many processing steps contribute to STI stress : Liner oxidation, (HDP) oxide deposition, thermal oxidation processes after STI formation... While the implication of stress on device performance is well established before irradiation, the effects of stress on the TID response are not fully understood

Types and sources of stress for NMOS and PMOS NMOS and PMOS have different desired stress in different directions Stress generated due to thermal or lattice mismatch Main sources of stress: 1. Shallow trench isolation 2. Embedded SiGe (PMOS) 3. Dual-stress nitride liner V. Joshi et al Stress Aware Layout Optimization ISPD-08, ACM 978-1-60558-048, April 2008

Dependence of channel stress on layout Amount of stress transferred to the channel has a strong dependence on layout: - Longer active space (higher SA), STI pushed away from the channel Two devices with same W, L can differ significantly in performance SA Poly SA The purpose of this work is to study the STI-stress effect on TID induced leakage current V. Joshi et al Stress Aware Layout Optimization ISPD-08, ACM 978-1-60558-048, April 2008

Active space distance effect on Device Parameters Test structures used are : - 90 nm commercial bulk CMOS using STI - Symmetric NMOS transistors with different SA (varying from 0.24µm to 2µm). This layout dependence is known as STI stress effect The STI stress effect is higher when SA decreases

Stress Effects on Doping Along Cutline X D S For smaller SA, compressive stress originating in the STI edge results in: - Higher doping at the channel edges, (along Cutline X ) increasing V th - Higher doping at the STI sidewall, (along Cutline Y ) decreasing I off M. Miyamoto et al Impact of Reducing STI-Induced Stress on Layout Dependence of MOSFET Characteristics TNS, March 2004

SA effect on TID induced leakage current TID-induced leakage current increases with increasing SA TID-induced leakage current is smaller for smaller SA. The sidewall doping concentration is higher in devices with smaller SA due to the impurity diffusion in the channel region and at the STI sidewall.

Channel width effect on TID induced leakage current Strong dependence on channel width: with the narrow devices exhibiting less leakage pre-rad, but more post-rad

Channel width effect on TID induced leakage current Pre-rad Post-rad The on-state current does not change after irradiation, only the off-state current changes

Possible Mechanisms of TID Dependence on Channel Width Doping profile at the STI sidewall - The compressive stress dependence on the space between adjacent STI edges [1] - Doping profile differences at the device edges (The diffusion can be affected by local strain, which varies with width) STI Edge of interest Drain Gate Poly Source [1] M. Miyamoto et al. TNS, Mar 2004 [2] H. Park et al. IEDM, Dec. 2008 [3] K. Kasama et al. TNS, Dec. 1986S Polysilicon Edge of interest STI Ac/ve silicon STI The enhanced radiation sensitivity for narrow devices may be related to the influence of stress in the STI oxide on the amount of positive trapped charge - The amount of radiation-induced positive charge trapped in oxides has been shown to depend on the stress in the oxide [2,3] Fringing electric field may be higher at the STI edges for narrower width devices

Mechanical stress extraction using measured I d (sub) C. Hsieh et al. TNS, Mar 2008 D. Kim et al. Influence of Dummy Active Patterns an Mechanical Stress Induced by Spin-On-Glass-Filled STI in n-mosfets.

Mechanical stress extraction using measured I d (sub) C. Hsieh et al. TNS, Mar 2008 D. Kim et al. Influence of Dummy Active Patterns an Mechanical Stress Induced by Spin-On-Glass-Filled STI in n-mosfets.

Conclusion TID-induced leakage current increase with increasing active-to-isolation spacing Mechanical stress reduces impurity diffusion in the channel region, affecting the TID sensitivity The enhanced radiation sensitivity for narrow devices may be related to the influence of stress in the STI oxide on the amount of positive trapped charge Future work: Estimate the amount of stress a the STI sidewall for different SA spacing and channel width using process simulations