Supplementary Figure S1 Crystal structure of the conducting filaments in sputtered SiO 2

Similar documents
SUPPLEMENTARY INFORMATIONS

Atomic Layer Deposition (ALD)

ALD TiO 2 coated Silicon Nanowires for Lithium Ion Battery Anodes with enhanced Cycling Stability and Coulombic Efficiency

In situ TEM Characterization of Shear Stress-Induced Interlayer. Sliding in the Cross Section View of Molybdenum Disulfide

Supplementary Materials for

2-1 Introduction The demand for high-density, low-cost, low-power consumption,

P.C. McIntyre & S. Ramanathan

Supplementary Figure 1. (a-d). SEM images of h-bn film on iron foil with corresponding Raman spectra. Iron foil was reused for re-growth of h-bn

Supporting Information

This journal is The Royal Society of Chemistry S 1

Supporting Information

Rice husks as a sustainable source of nanostructured silicon for high performance Li-ion battery anodes

A Functional Micro-Solid Oxide Fuel Cell with. Nanometer Freestanding Electrolyte

Metal Oxide Nanotubes and Photo-Excitation Effects: New Approaches for Low Temperature Solid Oxide Fuel Cells

Specimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process

Supplementary Material for. Dual-functional Memory and Threshold. Resistive Switching Based on the Push-Pull. Mechanism of Oxygen Ions

Characterization of Nanoscale Electrolytes for Solid Oxide Fuel Cell Membranes

Instructor: Dr. M. Razaghi. Silicon Oxidation

Chapter 3. In this chapter, we use sol-gel method to combine three high-k precursors, i.e. HfCl 4, ZrCl 4 and SiCl 4 together to form hafnium silicate

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Supplementary Figure 1. Schematic for the growth of high-quality uniform

Rapid degradation of methylene blue in a novel

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Interface Properties of La-silicate MOS Capacitors with Tungsten Carbide Gate Electrode for Scaled EOT

In-situ synthesis of one-dimensional MWCNT/SiC porous. nanocomposites with excellent microwave absorption properties

X-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition

Chapter 3 Silicon Device Fabrication Technology

Amorphous silicon waveguides for microphotonics

Microscopic origin of bipolar resistive switching of nanoscale titanium oxide thin films

Supplementary Figures

1. Introduction. What is implantation? Advantages

Fabrication of MoS 2 Thin Film Transistors via Novel Solution Processed Selective Area Deposition

Oxide Growth. 1. Introduction

ALD of Scandium Oxide from Tris(N,N -diisopropylacetamidinato)scandium and Water

Lecture 22: Integrated circuit fabrication

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

ATOMIC LAYER DEPOSITION FOR PHOTONIC CRYSTAL DEVICES

A study on resistive-switching behavior of CeO 2 metal-insulator-metal structures for resistance random access memory devices

Supporting Information. Carbon Welding by Ultrafast Joule Heating

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION

Heterostructures of Oxides and Semiconductors - Growth and Structural Studies

Formation and Inhibition of Metallic Lithium Microstructures in Lithium Batteries Driven by Chemical Crossover

Low Temperature Atomic Layer Deposition for Flexible Dye Sensitized Solar Cells

Supplementary Figure S1 Photograph of MoS 2 and WS 2 flakes exfoliated by different metal naphthalenide (metal = Na, K, Li), and dispersed in water.

Resistive switching of CeO x /SiO 2 stacked film based on anodic oxidation and breakdown

Supplementary Figure S1. CV curves of gold wire and seamless solid/nanoporous Au electrodes in 0.5 M H 2 SO 4 solution at a scan rate of 100 mv S -1.

High Rate and Durable, Binder Free Anode Based on Silicon Loaded MoO 3 Nanoplatelets

High Aspect Ratio Silicon Wire Array Photoelectrochemical Cells

Ruthenium Oxide Films Prepared by Reactive Biased Target Sputtering

Process Challenges for 1S-1R Crossbar Memory

Oxides for High Performance Lithium-Ion Battery Anodes

Amorphous and Polycrystalline Thin-Film Transistors

Aqueous Ammonium Sulfide Passivation and Si 1-x Ge x MOSCaps

Atomic Structure of Ultrathin Gold Nanowires

Supporting Information

Gencoa Product Portfolio

Passivation of InAs and GaSb with novel high dielectrics

Re-building Daniell Cell with a Li-Ion exchange Film

Activities in Plasma Process Technology at SENTECH Instruments GmbH, Berlin. Dr. Frank Schmidt

Change in stoichiometry

In operandi observation of dynamic annealing: a case. Supplementary Material

Supplementary Information. Epitaxial Growth of Single Layer Blue Phosphorus: A New Phase of Two-Dimensional Phosphorus

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:

The Improvement in Energy Efficiency Based on Nano-structure Materials

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

THERMAL OXIDATION - Chapter 6 Basic Concepts

Red luminescence from Si quantum dots embedded in SiO x films grown with controlled stoichiometry

SUPPLEMENTARY INFORMATION

Fe 2 O 3 on patterned fluorine doped tin oxide for efficient photoelectrochemical water splitting

Annual Meeting. North Carolina State University Dr. Veena Misra. January 17 19, 2017 December

SUPPLEMENTARY INFORMATION

A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process

Section 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey

De-ionized water. Nickel target. Supplementary Figure S1. A schematic illustration of the experimental setup.

Observation of Al-lines in LSI devices by ultra-high voltage electron microscope

SEMATECH Symposium Korea 2012 Practical Analysis Techniques of Nanostructured Semiconductors by Electron Microscopy

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

In Situ Observation of Dislocation Nucleation and Escape in a Submicron Al Single Crystal

PEAK EFFICIENCIES WITH FALLING MANUFACTURING COSTS

PHYSICAL ELECTRONICS(ECE3540) Brook Abegaz, Tennessee Technological University, Fall 2013

Self-terminated Electrodeposition of Ni, Co and Fe Ultrathin Films

Simple fabrication of highly ordered AAO nanotubes

Supplementary Information

Effect of high annealing temperature on giant tunnel magnetoresistance ratio of. CoFeB/MgO/CoFeB magnetic tunnel junctions

Supporting Online Materials

Ag 2 S: Fabrication and Characterization Techniques

Ultra High Barrier Coatings by PECVD

MgAl 2 O 4 nanoparticles: A new low-density additive for accelerated thermal decomposition of ammonium perchlorate

Kinetics of Silicon Oxidation in a Rapid Thermal Processor

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

EE 434 Lecture 9. IC Fabrication Technology

Non-agglomerated iron oxyhydroxide akaganeite nanocrystals incorporating extraordinary high amounts of different dopants

Point-contacting by Localised Dielectric Breakdown: A new approach for contacting solar cells

Tribomechanical Properties of DLC Coatings Deposited by Magnetron Sputtering on Metallic and Insulating Substrates

Solar Selective Absorber Coating Methods Plasma Processes

Transmission Electron Microscopy (TEM) Prof.Dr.Figen KAYA

Chapter 4. UEEP2613 Microelectronic Fabrication. Oxidation

Transcription:

Supplementary Figure S1 Crystal structure of the conducting filaments in sputtered SiO 2 based devices. (a) TEM image of the conducting filament in a SiO 2 based memory device used for SAED analysis. (b) Corresponding SAED pattern of the filament, which can be indexed with elemental Ag with fcc structure. (c) HRTEM image of a Ag nanoparticle in the filament shown in (a). Ag (111) planes can be clearly resolved. (d) Corresponding FFT results of the HRTEM image shown in (c). 1

Supplementary Figure S2 Forming and filament growth in Al 2 O 3 based devices. Resistive switching characteristics were studied in resistive memories based on Al 2 O 3 films deposited by ALD. A single conducting filament was observed after the forming process, whose I t curve is shown in the inset. The results obtained from Al 2 O 3 -based resistive switches are in line with those from sputtered SiO 2, and the thinnest part of the filament is also at the dielectric/ie interface. The typical forming time in Al 2 O 3 based resistive switches is ~200 s under an electric field of ~0.5 MV/cm. This electric field is relatively low compared with the electric field required to switch the a-si based devices in a similar time (e.g. Fig. 3a). 2

Supplementary Figure S3 EDS spectrum of the conducting filament in a-si based devices. The composition of the conducting filaments was studied by EDS. The rectangular box in the inset indicates the region of interest used for EDS analysis. The presence of Ag was clearly detected in the conducting filament region, verifying the composition of the filament. The signals of Si and N come from the a-si layer and the SiN x membrane, while other signals such as C and O may originate from surface adsorptions of the TEM specimen. 3

Supplementary Figure S4 Filament growth dynamics in a-si based memory devices. Supplementary Figure S4 shows a schematic of the filament growth model in dielectric-based memory devices with low cation mobility (e.g. in the case of a-si). During the filament growth, the Ag cations are initially created and injected into the dielectric film from the anode (supplementary Fig. S4a). Driven by the electric field the cations then move towards the cathode. However, due to their low mobility, the cations can only travel a short distance (supplementary Fig. S4b) before becoming reduced by the incoming electrons (supplementary Fig. S4c). Since the Ag cations are reduced near the anode, the created metal nuclei share similar (positive) electrostatic potential as the anode and become an extension of the anode. This explanation is consistent with data obtained from in-situ TEM (Figs. 5c-5d) and ex-situ observations (Figs. 3, 4

supplementary Fig. S5). The process can then be repeated, as new Ag ions are created and injected from the tip of the extended Ag anode and become reduced nearby, as shown schematically in supplementary Figs. S4d-S4f. These processes therefore lead to a gradual filament growth from the active electrode to the inert electrode, as observed experimentally. 5

Supplementary Figure S5 Step-by-step filament growth. (a) SEM image of the as-fabricated planar resistive switch based on a-si. (b) Growth of an incomplete conducting filament after forming. (c) When a positive bias was applied again on the Ag electrode, the conductance of the device was increased for a second time. SEM imaging of the device shows an extension of the previous filament toward the Pt electrode. 6

Supplementary Figure S6 Resistive switching and filament growth in sputtered SiO 2. Supplementary Figure S6 shows a typical forming I t curve and the resulting conducting filaments obtained in a sputtered SiO 2 -based device. The device was fabricated on a Si substrate with a 120 nm thick high-quality thermal SiO 2 layer. In agreement with the TEM results in Fig. 1, the partially formed conducting filaments suggest that the filament growth direction in sputtered SiO 2 based devices is from the inert electrode to the active electrode and the thinnest region of the filament is at the inert electrode interface. It is noteworthy to point out that some of the partially formed filaments also showed dendrite structures with branches pointing toward the active electrode, which is again consistent with the results in Fig. 1. 7

Supplementary Figure S7 Resistive switching in thermal SiO 2. Planar resistive switching devices were also fabricated on high-quality furnace-grown amorphous SiO 2 films. These control experiments showed that devices based on dense, thermal SiO 2 could not be formed in 4,000 s under a high electric field of 1.2 MV/cm, in contrast to typical conditions of 20 s, 0.4 MV/cm used for sputtered SiO 2 based devices or 500 s, 0.8 MV/cm used for a-si based devices. This experiment shows the choice of the dielectric has a very large impact on the forming process and the filament formation critically depends on the cation mobility in the dielectric film. In this case, the thermally grown SiO 2 film has a very dense structure which effectively blocks the migration of Ag ions and impedes the formation of conducting filaments. The more defective structures in sputtered SiO 2 and ALD Al 2 O 3 films are beneficial for ion diffusion and are thus favorable for filament growth. 8

Supplementary Figure S8 In situ TEM observation of filament dissolution in vertical Ag/a-Si/W devices. (a) I t characteristics during the erase process of a vertical Ag/a-Si/W device. (b-f) In-situ TEM images of the device corresponding to data points b-f in (a). The redeposition of Ag atoms at the Ag electrode during erase is visible from b-f. These observations are in agreement with the findings from planar devices (e.g. Fig. 1) that the dissolution of filament is from the inert electrode to the active electrode. 9