PROJECT PROPOSAL: OPTIMIZATION OF A TUNGSTEN CVD PROCESS

Similar documents
Thin Nitride Measurement Example

Research Article Chip Thickness and Microhardness Prediction Models during Turning of Medium Carbon Steel

1.1 Background Cu Dual Damascene Process and Cu-CMP

An Efficient Optimization of Materiel Removal Rate For Wire Cut Electro Discharge Machining In S2 Steel Using Response Surface Methodology

NANO SCRATCH TESTING OF THIN FILM ON GLASS SUBSTRATE

Experimental investigation on Fatigue and Impact Strength of MONEL 400 to AISI 304 joints by TIG welding

Optimization by RSM of Reinforced Concrete Beam Process Parameters

ALD Film Characterization Rachel Brown 5/13/14

Effect of Cutting Parameters in Precision Turning of Nickel Alloy by RSM

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Experimental Study on Electrical-Discharge Machining of Cobalt Bonded Tungsten Carbides using Graphite Electrodes

IC Fabrication Technology Part III Devices in Semiconductor Processes

CMP for Thru-Silicon Vias TSV Overview & Examples March 2009

Development of a Fluxless Flip Chip Bonding Process for Optical Military Electronics

Timing Production Runs

EVALUATION OF GROUNDNUT LEAVES EXTRACT AS CORROSION INHIBITOR ON MILD STEEL IN 1M SULPHURIC ACID USING RESPONSE SURFACE METHODOLOGY (RSM)

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Modeling and analysis by response surface methodology of hardness for submerged arc welded joints using developed agglomerated fluxes

Design of Experiments (DOE) Instructor: Thomas Oesterle

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Lithography Independent Fabrication of Nano-MOS-Transistors with W = 25 nm and L = 25 nm

Make sure the exam paper has 9 pages total (including cover page)

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Understanding and Reducing Copper Defects

Despite Hype, Atomic Layer Deposition Shows Promise

Using Mass Metrology for Process Monitoring and Control During 3D Stacking of IC s

Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications

RESPONSE SURFACE METHODOLOGY IN FINISH TURNING INCONEL 718

2.830J / 6.780J / ESD.63J Control of Manufacturing Processes (SMA 6303) Spring 2008

OXIDE STOP-IN-FILM CMP: NEW CHALLENGES FOR THE NEXT GENERATION MEMORY DEVICES. Andrey Zagrebelny, Sony Varghese, Andrew Carswell

Nonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley

Upper Canopy module Fixed Area Plot Summary and beyond!

Overview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Effect of Feature Dimensions/Spacing and Dielectric Thickness on CMP Process Performance

Cu/low κ. Voids, Pits, and Copper

Mott GasShield Filters made with Hastelloy C-22 alloy For unsurpassed strength and resistance to corrosion

CHAPTER 5 INVESTIGATION ON DRILLING CHARACTERISTICS OF HYBRID COMPOSITES

Investigating the Effect of Welding Parameters on Weld Bead Geometry in Submerged Arc Welding by using Response Surface Methodology

Polishing of Bulk Micro-Machined Substrates by Fixed Abrasive Pads for Smoothing and Planarization of MEMS Structures

Effect of laser-welding parameters on the heat input and weld-bead profile

Problem 1 Lab Questions ( 20 points total)

Cu CMP: Macro-scale Manufacturing for Nano-scale Quality Requirements

Hot-wire deposited intrinsic amorphous silicon

A Production-Proven Shallow Trench Isolation (STI) Solution Using Novel CMP Concepts*

PerformanceProfile. Initial Tests Demonstrate Improved Yield. Introduction

Czochralski Crystal Growth

Metallization. Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance

Design of Experiment. Jill Williams and Adam Krinke. Fuel Cell Project

Understanding and accounting for product

Exam 1 Friday Sept 22

Design of Experiments Approach for Improving Wire Bonding Quality

EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:

ENS 06 Paris, France, December 2006

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Optimization and Statistical Analysis of Machining Parameters for Tool Wear Rate on EN-19 Alloy Steel

4 Image Analysis of plastic deformation in the fracture of paper

Experimental Design Day 2

Post Cleaning Chemical of Tungsten Chemical Mechanical Planarization for Memory Devices. Jun Yong Kim Cleaning/CMP Technology

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

Cal-Chip Electronics, Incorporated Thick Film Chip Resistors - RM Series

Chapter 3 Silicon Device Fabrication Technology

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

Metallization. Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance

Lecture 1A: Manufacturing& Layout

EXPERIMENTAL INVESTIGATIONS ON FRICTION WELDING PROCESS FOR DISSIMILAR MATERIALS USING DESIGN OF EXPERIMENTS

GAS METAL ARC WELDING OF ADVANCED HIGH STRENGTH STEEL DEVELOPMENTS FOR OPTIMIZED WELD CONTROL AND IMPROVED WELD QUALITY

IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 09, 2015 ISSN (online):

CMP Process Development for Shallow Trench Isolation (STI)

Scanning thermal microscopy probe capable of simultaneous electrical imaging and the addition of a diamond tip

Development of different copper seed layers with respect to the copper electroplating process

FESEM Analysis of BPSG Films After Reflow

Progress Report on Investigation of the Penetration Depth of Maxon CRS in Metal

行政院國家科學委員會補助專題研究計畫成果報告

A Study on Effect of EDM Process Parameters on AISI 304L Stainless Steel

Examples of dry etching and plasma deposition at Glasgow University

MARORA A Plasma Selective-oxidation Apparatus for Metal-gate Devices

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

(12) United States Patent (10) Patent No.: US 6,936,544 B2

Scanning Electron Microscope & Surface Analysis. Wageningen EM Centre Marcel Giesbers

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:

TABLE OF CONTENTS CHAPTER NO. TITLE PAGE NO. LIST OF TABLES LIST OF FIGURES LIST OF ABBREVIATIONS

Verification of thickness and surface roughness of a thin film transparent coating

Product and Process Improvement Through The Use of Taguchi Method (TM)

II. A. Basic Concept of Package.

DEVELOPING EMPIRICAL RELATIONSHIPS TO PREDICT WELD BEAD GEOMETRY OF SHIELDED METAL ARC WELDING

Intel Pentium Processor W/MMX

Lect. 2: Basics of Si Technology

Complementary Metal Oxide Semiconductor (CMOS)

The History & Future of

R Sensor resistance (Ω) ρ Specific resistivity of bulk Silicon (Ω cm) d Diameter of measuring point (cm)

THERMAL OXIDATION - Chapter 6 Basic Concepts

INVESTIGATION OF PROCESS PARAMETERS CONTRIBUTION AND THEIR MODELING IN WEDM FOR D-2 TOOL STEEL USING ANOVA

An Alternative Approach to Filled -- Via Processing. Sandia National Laboratories PO Box 5800 Albuquerque, N.M , MS Key Collaborators:

Ph.D. Environmental Engineering Candidate School of Civil Engineering, Universiti Sains Malaysia

y x where x age and y height r = 0.994

Frictional Coefficients of the Passive Titanium Surfaces Evaluated with In-situ and Ex-situ Nano-scratching Tests

SLASH PINE SITE PREPARATION STUDY RESULTS AT AGE 11. Plantation Management Research Cooperative. Warnell School of Forest Resources

Transcription:

PROJECT PROPOSAL: OPTIMIZATION OF A TUNGSTEN CVD PROCESS Heather Brown and Brian Hesse IEE 572 December 5, 2000 The tungsten chemical vapor deposition (WCVD) process has been used in the semiconductor industry for many years. WCVD is primarily used to fill interconnects such as contacts and vias. Tungsten deposition occurs according to the following reaction: WF 6 + H 2 W + 6HF (1) Interconnects are needed for electrical connection of different device layers that are separated by insulating layers. An example would be connecting two metal layers that are separated by an oxide layer. The tungsten fills the via or hole that links the second layer metal to the first layer metal. The objective of the process is to entirely fill the via with tungsten; otherwise the device could short when voltage is applied. In the CVD process, tungsten is applied to the wafer as a planar film and then selectively removed using chemical mechanical polishing (CMP) so that only the plugs remain. RECOGNITION OF AND STATEMENT OF THE PROBLEM Recently Microchip Technology has acquired a Novellus CVD tool for applying blanket tungsten layers to be used for interconnects. The vendor calibrated the system based on a standard Novellus process flow. This standard flow is based on the WCVD performance needs of the average customer and may require changes for Microchip s process specifications. Thus, before this CVD tool can be used in manufacturing, it is important to identify the key factors for optimized performance. CHOICE OF FACTORS, LEVELS, AND RANGE There are numerous different parameters that can be varied on a CVD tool, such as backside gas flow, deposition time, process pressure, flow rates, temperature, etc. It was decided that the H 2 and WF 6 flow rates, temperature, and via size have the greatest impact on plug fill. These factors were varied at a high and a low level as shown in Table 1. The depth of the vias will be 1200 nm.

Table 1. Factor Values Factor Low High H 2 flow rate 5000 sccm 10000sccm WF 6 flow rate 100 sccm 400 sccm Temperature 400ºC 445ºC Via Size 0.2 µm 0.4 µm Relative humidity, time of day the tool is operated, and operator are factors that will impact performance, but are uncontrollable and will be treated as nuisance variables. All other tool settings will be held constant at values suggested by Novellus. SELECTION OF THE RESPONSE VARIABLE The most important response variable that will be monitored is fill height. Conformal tungsten fill in a contact or via, in which a uniform film thickness is deposited on both the horizontal and vertical surfaces, is desirable since the purpose of the interconnect is to link metal layers. If each chip on a given wafer is to operate identically, it is necessary to have uniform plugs. Thus, a uniform layer of tungsten is needed. Incomplete or nonconformal plug filling could cause a void between metal lines. A void can then lead to high resistance and can trap chemicals in a plug during CMP, which can result in reliability problems. The fill height measurements are determined by cleaving the wafer and looking at plug cross-sections using a scanning electron microscope (SEM). The fill height measurements take into account the uniformity of the deposited tungsten layer in the plug. A visual representation of a plug cross-section and the concept of fill height are shown in Fig. 1. FIGURE 1: TUNGSTEN CVD PLUG CROSS SECTIONAL VIEW

CHOICE OF EXPERIMENTAL DESIGN An optimization experiment was chosen in order to identify the key factors involved with the fill height in CVD tungsten deposition. The four factors considered in the design were H 2 flow, WF 6 flow, temperature, and via size. It was decided that one replicate of a full factorial would be ran due to the limited number of wafers for the experiment. If a full factorial were ran, this would only require 8 runs because each wafer will have both 0.2 and 0.4 µm via sizes. If sixteen runs (and wafers) were performed with only one via size per wafer, this could create misleading results due to the wafer-to-wafer uniformity in the film. Table 2 provides the test matrix for this experiment. Table 2: Test Matrix Run Factor 1 Factor 2 Factor Factor 4 Response 1 WF6 Flowrate H2 Flowrate Via Size ( µ m) Temperature (C) Fill Height (nm) (sccm) (sccm) 1 500 100 0.2 400 500 1 500 100 0.4 400 757 2 1000 100 0.2 400 972 2 1000 100 0.4 400 780 500 400 0.2 400 1200 500 400 0.4 400 105 4 1000 400 0.2 400 1200 4 1000 400 0.4 400 1200 5 500 100 0.2 445 0 5 500 100 0.4 445 0 6 1000 100 0.2 445 0 6 1000 100 0.4 445 0 7 500 400 0.2 445 1200 7 500 400 0.4 445 1200 8 1000 400 0.2 445 1200 8 1000 400 0.4 445 724 After running the proposed experiment, the effects of tungsten and hydrogen flowrates, temperature, and via size on fill height will be known. Using this information, a more precise experiment can be designed to properly optimize the factors found to be influential on the response variables. ANALYSIS Table 2: Fill Height ANOVA Summary Factor Effect Estimate P-value A-WF6 flowrate 7 < 0.0001 D-temperature -208.625 0.0002 AD 167.5 0.0011

One of the most important aspects of WCVD is fill height of the plug. Table 2 represents the summary of the ANOVA table that was produced from running the design in Design- Expert. The complete ANOVA table can be found in Appendix A, which after being examined, it was obvious that the WF 6 flow rate and temperature were the important factors. In addition, it appears that the AD interaction is important, however, it is possible that this is due to the influence of the main effects. From the effects estimate, it is clear that increasing the WF 6 flow rate has a positive effect on the fill height, where as increasing the temperature has a negative effect. The WF 6 flow rate has a larger effect than temperature, and when adding the two main effects together, this gives the AD effect estimate, which confirms that the large AD effect is most likely due to the main effects. The normal probability plot of the studentized residuals is shown in Fig. 2. Analysis of the figure by means of the fat pencil test shows that the data is indeed normal. There are slight deviations from normality, but that is expected, so the data is normal. Figure shows the half-normal plot where our previous conclusion that was drawn from the ANOVA table that WF 6 flow and temperature are the most important factors is confirmed. Figure 2: Fill Height Normal Plot DESIGN-EXPERT Plot Fill hieght Figure : Fill height Half Normal plot No rm al % pro ba bili ty 99 95 90 80 70 50 0 20 10 5 A: WF6 flowrate B: H2 flowrate C: Via Size D: temperature Ha lf No rm al % pro ba bili ty 99 97 95 90 85 80 70 60 40 AD D A 1 20 0-2.52-1.56-0.60 0.6 1.2 0.00 186.50 7.00 559.50 746.00 Studentized Residuals Effect

From analysis of Fig. 4 and 5, the WF 6 flow rate effect is positive and the temperature effect is negative, therefore to maximize fill height, WF 6 should be run at the high level and temperature at the low level. The temperature and WF 6 flow rate interaction is plotted in Fig. 6, which confirms that the fill height is maximized when the temperature is low and the WF 6 flow rate is at the high level. The residual vs. predicted plot is shown in Fig. 7. For the predicted value of zero the residual is also zero, because zero represents no plug fill. The predicted value for no plug fill is zero and the actual value of the residual is also zero. For the higher predicted values where there is variance, it appears that the residuals are randomly distributed. The residuals were also analyzed against the different factor levels. Figures 8 and 9 show the residuals plotted versus high and low levels of temperature and WF 6 flow rate. From these figures it was concluded that the value of the residual does not change based on the value of temperature or WF 6 flow rate. Similar plots were analyzed for the other factors and the same conclusion was reached, but since the other factors were not significant the plots have not been included. Conclusions Unfortunately, this design did not yield just one optimal solution for the problem of plug fill. Two of the eight different conditions investigated gave complete fill of the 0.2 and 0.4 micron plugs. From table 2, runs 4 and 7 gave optimal solutions leaving no way to differentiate between the two different runs. Both of these runs had WF 6 and H 2 flow rate at the high levels, but the temperature was different. The model indicated that temperature was significant in determining fill height, however it does not appear to be true in this case. The problem here is that there is no way to determine if deeper plugs could have been filled. If the experiment had been set up with plugs deeper than 1200 nm it would have helped to determine if the high or low temperature was better. From other runs it does appear that the higher temperature is better, but that may not hold for these runs. But after analyzing the data, it would make sense to run the WCVD process conditions at the low H 2 flow of 5000 sccm, the high WF 6 flow of 400 sccm, and the high temperature of 445ºC (Run 7) instead of the conditions in Run 4 since running at a lower H 2 flow would be more cost effective than running at a higher H 2 flow at a reduced temperature.

Figure 4: WF6 effect plot Figure 5: Temperature effect plot 1242.6 1200 91.976 900 Fill height 621.17 Fill height 600 10.659 00 0 0 100.00 175.00 250.00 25.00 400.00 400.00 411.25 422.50 4.75 445.00 A: WF6 flowrate D: temperature Fill hieght X = A: WF6 flowrate Y = D: temperature D- 400.000 D+ 445.000 1.68 957.651 Figure 6: Interaction Graph D: temperature Fill hie ght 581.625 205.599-170.427 100.00 175.00 250.00 25.00 400.00 A: WF6 flowrate

Figure 7: Residuals vs. Predicted.00 Figure 8: Residuals vs. temperature.00 St ud ent ize d Re sid ual s 1.50 0.00-1.50 4 St ud ent ize d Re sid ual s 1.50 0.00-1.50 4 -.00 -.00 0.00 290.81 581.62 872.44 116.25 400 408 415 42 40 48 445 Predicted temperature Figure 9: Residuals vs. WF6 flowrate.00 St ud ent ize d Re sid ual s 1.50 0.00-1.50 4 -.00 100 150 200 250 00 50 400 WF6 flowrate

APPENDIX A: Fill Height Response: Fill hieght ANOVA for Selected Factorial Model Analysis of variance table [Partial sum of squares] Sum of Mean F Source Squares DF Square Value Prob > F Model.71E+006 1.124E+006 45.12 < 0.0001 significant A2.226E+006 12.226E+006 89.8 < 0.0001 D6.964E+005 16.964E+005 27.96 0.0002 AD4.489E+005 14.489E+005 18.0 0.0011 Residual 2.989E+005 12 24904.29 Cor Total.670E+006 15 The Model F-value of 45.12 implies the model is significant. There is only a 0.01% chance that a "Model F-Value" this large could occur due to noise. Values of "Prob > F" less than 0.0100 indicate model terms are significant. In this case A, D, AD are significant model terms. Values greater than 0.1000 indicate the model terms are not significant. If there are many insignificant model terms (not counting those required to support hierarchy), model reduction may improve your model. Std. Dev. 157.81 R-Squared 0.9186 Mean 749.1 Adj R-Squared 0.8982 C.V. 21.07 Pred R-Squared 0.8552 PRESS 5.1E+005 Adeq Precision 14.742 The "Pred R-Squared" of 0.8552 is in reasonable agreement with the "Adj R-Squared" of 0.8982. "Adeq Precision" measures the signal to noise ratio. A ratio greater than 4 is desirable. Your ratio of 14.742 indicates an adequate signal. This model can be used to navigate the design space. Coefficient Standard 99% CI 99% CI Factor Estimate DF Error Low High VIF Intercept 749.1 1 9.45 628.62 869.6 A-WF6 flowrate 7.00 1 9.45 252.49 49.51 1.00 D-temperature -208.6 1 9.45-29.1-88.12 1.00 AD 167.50 1 9.45 46.99 288.01 1.00 Final Equation in Terms of Coded Factors: Fill hieght = 749.1 + 7.00* A - 208.6* D + 167.50* A * D