Process steps for Field Emitter devices built on Silicon wafers And 3D Photovoltaics on Silicon wafers

Similar documents
Chapter 3 CMOS processing technology

ScienceDirect. Growth of Carbon Nano Tubes on Copper Substrate Suitable for Lithium Ion Battery Anode

FABRICATION of MOSFETs

EECS130 Integrated Circuit Devices

Chapter 3 Silicon Device Fabrication Technology

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

Microelectronic Device Instructional Laboratory. Table of Contents

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

This Appendix discusses the main IC fabrication processes.

Structure and Chemical Analysis of Carbon Nanotubes Grown on Diamond Substrate Using Three Different Techniques MRS: November 30, 2010

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

CMOS FABRICATION. n WELL PROCESS

Czochralski Crystal Growth

Lecture 22: Integrated circuit fabrication

EE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

Fabrication Technology

EE 330 Lecture 9. IC Fabrication Technology Part 2

All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to

Silicon Wafer Processing PAKAGING AND TEST

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

EE 434 Lecture 9. IC Fabrication Technology

4. Thermal Oxidation. a) Equipment Atmospheric Furnace

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

EEC 118 Lecture #5: MOS Fabrication. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

Fabrication and Layout

Mostafa Soliman, Ph.D. May 5 th 2014

EE 143 CMOS Process Flow

Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:

Isolation of elements

Lecture 0: Introduction

Lecture 1A: Manufacturing& Layout

CS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing

Surface micromachining and Process flow part 1

Lecture #18 Fabrication OUTLINE

INTEGRATED-CIRCUIT TECHNOLOGY

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Chapter 2 MOS Fabrication Technology

VLSI Design and Simulation

Chapter 2 Manufacturing Process

Microfabrication of Integrated Circuits

Chapter 5 Thermal Processes

Lecture 10: MultiUser MEMS Process (MUMPS)

Complexity of IC Metallization. Early 21 st Century IC Technology

CMOS VLSI Design. Introduction. All materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN. Introduction

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

Activities in Plasma Process Technology at SENTECH Instruments GmbH, Berlin. Dr. Frank Schmidt

Chapter 4 : ULSI Process Integration (0.18 m CMOS Process)

4/10/2012. Introduction to Microfabrication. Fabrication

New approaches to classical Silicon Solar Cells

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Chapter 2 Problems. The CMOS technology we need to realize is shown below, from Figure 1-34 in the text. S P + N P + N WELL P +

Crystalline Silicon Solar Cells With Two Different Metals. Toshiyuki Sameshima*, Kazuya Kogure, and Masahiko Hasumi

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

VLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris

EE CMOS TECHNOLOGY- Chapter 2 in the Text

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin

Doping and Oxidation

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Graduate Student Presentations

Development of Silicon Pad and Strip Detector in High Energy Physics

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Motivation: Biofunctional Composite Nanoparticles

PHYSICAL ELECTRONICS(ECE3540) Brook Abegaz, Tennessee Technological University, Fall 2013

Today s Class. Materials for MEMS

Low-cost, deterministic quasi-periodic photonic structures for light trapping in thin film silicon solar cells

VLSI Technology. By: Ajay Kumar Gautam

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1

In-situ Synthesis of Carbon Nanotube-Graphite. Electronic Devices and Their Integrations onto. Surfaces of Live Insects and Plants

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

CHAPTER - 4 CMOS PROCESSING TECHNOLOGY

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

Wafer (1A) Young Won Lim 4/30/13

High Aspect Ratio Silicon Wire Array Photoelectrochemical Cells

EE 5611 Introduction to Microelectronic Technologies Fall Tuesday, September 04, 2012 Lecture 01

Synthesis of diamond-like carbon films with super-low friction and wear properties

Process Flow in Cross Sections

2. High Efficiency Crystalline Si Solar Cells

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

Oxide Growth. 1. Introduction

Department of Electrical Engineering. Jungli, Taiwan

VLSI Digital Systems Design

Making of a Chip Illustrations

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Schottky Tunnel Contacts for Efficient Coupling of Photovoltaics and Catalysts

EE 330 Lecture 12. Devices in Semiconductor Processes

Summary and Scope for further study

Thin. Smooth. Diamond.

Transcription:

Process steps for Field Emitter devices built on Silicon wafers And 3D Photovoltaics on Silicon wafers David W. Stollberg, Ph.D., P.E. Research Engineer and Adjunct Faculty GTRI_B-1

Field Emitters GTRI_B-2

Doped Si GTRI_B-3

Deposit SiO2 (~10mm) Variable for Height SiO 2 Doped Si GTRI_B-4

Deposit gate (poly Si or Cr, ~200nm) poly-si SiO 2 Doped Si GTRI_B-5

Doped SiO 2 Si poly-si plan view Spincoat Photoresist poly-si SiO 2 Doped Si elevation view GTRI_B-6

Doped SiO 2 Si Pattern Develop poly-si plan view Resist poly-si SiO 2 Doped Si elevation view GTRI_B-7

Etch gate and insulator isotropically Doped SiO 2 Si poly-si poly-si SiO 2 plan view Resist Doped Si elevation view GTRI_B-8

Deposit catalyst metal Fe shown Ni possible with barrier layers Doped SiO 2 Si poly-si poly-si SiO 2 plan view Fe catalyst Resist Doped Si elevation view GTRI_B-9

Doped SiO 2 Si poly-si Lift off & Dice plan view poly-si SiO 2 Doped Si elevation view GTRI_B-10

Doped SiO 2 Si poly-si Grow CNTs plan view poly-si SiO 2 Doped Si elevation view GTRI_B-11

Connect and test @ HPEPL Langmuir Probe Doped SiO 2 Si poly-si e- plan view e- e- poly-si SiO 2 V Doped Si Measure I, V elevation view GTRI_B-12

GTRI_B-13

CNT growth parameter for CNTs 2µm CVD growth: N 2 and NH 3 flowed at 100sccm and 160scmm Temperature ramp of 300 C/min until 650 C (top and bottom heat) Annealed at 650 C for 2min Plasma Ignited: 80W, 15kHz, 800V Pressure controller activated: P chamber = 6mbar Annealed under NH 3 plasma for 3 min while T raised to 750 C at rate of 200 C/min C2H2 (40sccm) introduced at end of plasma anneal Growth time = 6min Plasma extinguished, cooled under N 2 flow until T <400 C. Opened to atmosphere GTRI_B-14

Influence of Temperature on CNT growth Below 725 C Catalyst does not sufficiently create synthesis islands. Short, fat Carbon Fiber like CNTs result Around 725 C islands initiate growth, but rate of growth is limited 750 C - growth rate of ~0.3µm/min 775 C some smaller islands, higher growth rate of smaller diameter CNTs 800 C increased Ni diffusion into Si, few catalyst island remain on surface, sparse CNT growth, much lower diameter. Rate is similar to 750-775 range with larger variance 650 C 675 C 700 C 725 C GTRI_B-15 750 C 775 C 800 C

Ion Electric Propulsion G. Pirio, et al, Nanotechnology, vol. 13, pp. 1-4, 2002. Electron-induced Surface Plasmon Resonance (Chem-Bio Sensor) MRE Antibodies Y Y Y Y Y Gold Foil Gate CNTs TiW/Mo/TiW electrode GTRI_B-16

84 Emitter Capacity 2.1 A at 25 ma/cm2 Busek BHT-200 Modified for use with CNT Emitters GTRI_B-17

Thrust! GTRI_B-18

3D Solar Cells GTRI_B-19

Multiple bounce light trapping Light Trapping= more absorbance Thinner layers = less recombination orthogonalize absorption and carrier extraction Solves thick-thin conundrum GTRI_B-20

CNT-Based Approach PR spun on PR Si GTRI_B-21

CNT-Based Approach UV PR spun on Mask and expose to UV PR Mask Si GTRI_B-22

CNT-Based Approach PR spun on Mask and expose to UV Develop PR PR PR Si GTRI_B-23

CNT-Based Approach PR spun on Mask and expose to UV Develop PR Fe deposited metal PR PR Si GTRI_B-24

CNT-Based Approach Pattern generated on Si substrate via photolithography Metal catalyst (Fe) applied Lift-off photoresist to leave only patterned catalyst metal metal Si GTRI_B-25

CNT-Based Approach CNT Tower metal CNT Tower metal Pattern generated on Si substrate via photolithography Metal catalyst (Fe) applied Lift-off photoresist to leave only patterned catalyst atop interconnect layer CNT towers are formed in Chemical Vapor Deposition (CVD) furnace (~720 C; 20 min.) Si GTRI_B-26

CNT-Based Approach Pattern generated on Si substrate via photolithography CNT Tower metal p-type Si CNT Tower metal Metal catalyst (Fe) applied Lift-off photoresist to leave only patterned catalyst atop interconnect layer CNT towers are formed in Chemical Vapor Deposition (CVD) furnace (~720 C; 20 min.) p-type material (CdTe) applied via Molecular Beam Epitaxy (MBE) GTRI_B-27

CNT-Based Approach CNT Tower metal n-type p-type Si CNT Tower metal Pattern generated on Si substrate via photolithography Metal catalyst (Fe) applied Lift-off photoresist to leave only patterned catalyst atop interconnect layer CNT towers are formed in Chemical Vapor Deposition (CVD) furnace (~720 C; 20 min.) p-type material (CdTe) applied via Molecular Beam Epitaxy (MBE) n-type material (CdS) applied via MBE or CBD GTRI_B-28

CNT-Based Approach CNT Tower metal TCO n-type p-type Si CNT Tower metal Pattern generated on Si substrate via photolithography Metal catalyst (Fe) applied Lift-off photoresist to leave only patterned catalyst atop interconnect layer CNT towers are formed in Chemical Vapor Deposition (CVD) furnace (~720 C; 20 min.) p-type material (CdTe) applied via Molecular Beam Epitaxy (MBE) n-type material (CdS) applied via MBE or CBD Transparent Conductive Oxide applied via ion assisted deposition (IAD) GTRI_B-29

CNT-Based Approach CNT Tower metal TCO n-type p-type Si CNT Tower metal h u Pattern generated on Si substrate via photolithography Metal catalyst (Fe) applied Lift-off photoresist to leave only patterned catalyst atop interconnect layer CNT towers are formed in Chemical Vapor Deposition (CVD) furnace (~720 C; 20 min.) p-type material (CdTe) applied via Molecular Beam Epitaxy (MBE) n-type material (CdS) applied via MBE Transparent Conductive Oxide applied via ion assisted deposition (IAD) V GTRI_B-30

CNT-Based Approach h u Pattern generated on Si substrate via photolithography Metal catalyst (Fe) applied Lift-off photoresist to leave only patterned catalyst atop interconnect layer CNT towers are formed in Chemical Vapor Deposition (CVD) furnace (~720 C; 20 min.) p-type material (CdTe) applied via Molecular Beam Epitaxy (MBE) n-type material (CdS) applied via MBE Transparent Conductive Oxide applied via ion assisted deposition (IAD) GTRI_B-31

Molecular Beam Epitaxy for CdTe and CdS deposition (p/n junction) CdTe CNTs CNTs Si substrate GTRI_B-32

GTRI_B-33

GTRI_B-34

Reflectance, R (%) Light Reflection 3.0 2.5 2.0 Sample 1 Sample 2 Sample 3 Sample 4 Sample 5 Sample 6 1.5 1.0 0.5 0.0 400 600 800 1000 1200 1400 1600 1800 Wavelength, (nm) GTRI_B-35

Extra Slides on CNT Batteries GTRI_B-36

Silicon Battery Si-coated Carbon Nanotubes for Li - ion battery anodes (with Yushin in MSE) Silicon has an order of magnitude greater capacity compared to graphite anodes But Silicon has very poor cyclability (pulverizes with Lithium insertion) Solution = Reinforce Silicon (with Carbon Nanotubes) 1 5 kc 1 Li e Si LixSi x 22 ka x 5 22 GTRI_B-37

Vertically aligned carbon nanotubes Act as rebar to strengthen internal structure of Si-battery Pictures of Si-coated Carbon Nanotubes Demonstrates conformal coatings are possible GTRI_B-38

Dealloying Capacity (mah/g) Coulombic Efficiency (%) Charge/Discharge Results 3000 2500 2000 1500 1000 500 0 C-Si-VACNTs Theoretical capacity of graphite 0 5 10 15 20 Cycle Number 100 80 60 40 20 0 Stable performance and reversible dealloying capacity in excess of 2000 mah/g (over 5x more than graphite) has been demonstrated. VACNTs provide structural support for Si as well as dramatically improved electrical conductivity therefore higher power Sicontaining electrodes are possible. GTRI_B-39

: Sensors Cultures Scaffolds 100 mm Heat Sink Batteries 20 mm Fuel Cells Logic circuits Hydrogen storage Waveguide/Filter Many, MANY more... 1 mm GTRI_B-40