Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Similar documents
EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

Physical Vapor Deposition (PVD) Zheng Yang

Today s Class. Materials for MEMS

Lecture Day 2 Deposition

1 MARCH 2017 FILM DEPOSITION NANOTECHNOLOGY

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

Czochralski Crystal Growth

Chapter 3 Silicon Device Fabrication Technology

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material

IC/MEMS Fabrication - Outline. Fabrication

Mostafa Soliman, Ph.D. May 5 th 2014

Thermal Evaporation. Theory

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

Review of CMOS Processing Technology

Previous Lecture. Vacuum & Plasma systems for. Dry etching

Micromachining AMT 2505

Lect. 2: Basics of Si Technology

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems

INTEGRATED-CIRCUIT TECHNOLOGY

Chapter 7 Polysilicon and Dielectric Film Deposition

Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

Copper Interconnect Technology

Institute of Solid State Physics. Technische Universität Graz. Deposition. Franssila: Chapters 5 & 6. Peter Hadley

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Lecture #18 Fabrication OUTLINE

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

Linear Plasma Sources for Surface Modification and Deposition for Large Area Coating

Lecture 22: Integrated circuit fabrication

Knowledge Probe Deposition PK Activities. Participant Guide

ME 141B: The MEMS Class Introduction to MEMS and MEMS Design. Sumita Pennathur UCSB

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

CSCI 4974 / 6974 Hardware Reverse Engineering. Lecture 5: Fabrication processes

Atomic Layer Deposition(ALD)

Chemical Vapor Deposition

Wafer (1A) Young Won Lim 4/30/13

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

IC Fabrication Technology Part III Devices in Semiconductor Processes

High Rate Deposition of Reactive Oxide Coatings by New Plasma Enhanced Chemical Vapor Deposition Source Technology

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

The Physical Structure (NMOS)

Chapter 3 CMOS processing technology

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

Gencoa Product Portfolio

ECSE-6300 IC Fabrication Laboratory Lecture 4: Dielectrics and Poly-Si Deposition. Lecture Outline

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

Lecture 10. Metallization / Back-end technology (BEOL)

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Manufacturing Technologies for MEMS and SMART SENSORS

2. Fabrication techniques. KNU Seminar Course 2015 Robert Mroczyński

EECS130 Integrated Circuit Devices

Properties and Barrier Material Interactions of Electroless Copper used for Seed Enhancement

All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Fabrication Technology

Nucleation and growth of nanostructures and films. Seongshik (Sean) Oh

Semiconductor Manufacturing Process 10/11/2005

Chemical Vapour Deposition: CVD Reference: Jaeger Chapter 6 & Ruska: Chapter 8 CVD - Chemical Vapour Deposition React chemicals to create a thin film

ME 189 Microsystems Design and Manufacture. Chapter 9. Micromanufacturing

EQUIPMENT AND SYSTEM FOR VACUUM COATING METALLIZING, SPUTTERING, PLASMA and PECVD. Hybrid system KOLZER DGK 36

Physics and Material Science of Semiconductor Nanostructures

Learning Module Map Knowledge Probe Deposition PK Activities Assessments. Instructor Guide

Chapter 2 OVERVIEW OF MEMS

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

Process Flow in Cross Sections

CS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing

Thin film. Lithography, thin film deposition and its etching are the three most important processes for micro-nano fabrication. 2

Surface Micromachining

Semiconductor Device Fabrication

METHODS OF COATING FABRICATION

CMOS Manufacturing process. Design rule set

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Microfabrication of Integrated Circuits

Microelectronic Device Instructional Laboratory. Table of Contents

Complexity of IC Metallization. Early 21 st Century IC Technology

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology

MICROCHIP MANUFACTURING by S. Wolf

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

New Dual Magnetron Plasma Source Designed For Large Area Substrate Pretreatment and Oxide Film Deposition P. Morse, R. Lovro, M. Rost, and J.

Exam 1 Friday Sept 22

SUPPLEMENTARY INFORMATIONS

VLSI Technology. By: Ajay Kumar Gautam

and cost implications of corrosion, casting a spot light on the need for innovation in pipe coating materials and processes.

Surface Micromachining

Fabrication and Layout

Maximizing the Potential of Rotatable Magnetron Sputter Sources for Web Coating Applications

UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES.

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

Development of Low-resistivity TiN Films using Cat Radical Sources

Chapter 2 MOS Fabrication Technology

Plasma-Enhanced Chemical Vapor Deposition

Lecture 0: Introduction

Platypus Gold Coated Substrates. Bringing Science to the Surface

Transcription:

Metallization deposition and etching Material mainly taken from Campbell, UCCS

Application Metallization is back-end processing Metals used are aluminum and copper Mainly involves deposition and etching, also planarization Similar (but typically less complicated) process flows as in front-end processing

6 metal level copper dual damascene process crossection at 0.18µm node (R. DeJule, Dual-damascene: overcoming process issues, Semiconductor International, pp. 94, June 2000)

3D SEM of 9 metal level Cu process (H. Ruelke, C. Streck, M. -Van. Ngo, L. You, S. Weiher-Telford, O. Chretien, J. Matusche, D. Dugiarto, J. Sabharwal, Manufacturing implementation of low-k dielectrics for copper damascene technology, Advanced Semiconductor Manufacturing Conference, pp. 356 9, 2002.)

CMOS/Process steps Process step: Metal interconnect 1 (1) Deposit layer of metal over the entire wafer Common metals: Aluminium or copper p-substrate p + n + n + p + p + n + n-well

CMOS/Process steps Process step: Metal interconnect 1 (2) Photolithography sequence using Metal 1 mask Metal selectively etched p-substrate p + n + n + p + p + n + n-well

CMOS/Process steps Process step: Via windows Cover wafer with a layer of SiN 3 Lithography using the via mask Plasma etching p-substrate p + n + n + p + p + n + n-well

CMOS/Process steps Process step: Metal interconnect 2 (1) Deposit layer of metal over the entire wafer p-substrate p + n + n + p + p + n + n-well

CMOS/Process steps Process step: Metal interconnect 2 (2) Photolithography sequence using Metal 2 mask Metal selectively etched Metal interconnect layers: Two masks required for each additional metal layer: via n mask and metal n mask Reliability: Dimensions of contacts/vias cannot be changed by layout designer (to avoid contact spiking ). If a large contact area is required, many small contacts/vias are used in parallel. p-substrate p + n + n + p + p + n + n-well

Deposition Depositions that happen because of a chemical reaction: Chemical Vapor Deposition (CVD) Electrodeposition Epitaxy Thermal oxidation Depositions that happen because of a physical reaction: Physical Vapor Deposition (PVD) Evaporation Sputtering Casting

Chemical deposition techniques exploit the creation of solid materials directly from chemical reactions in gas and/or liquid compositions or with the substrate material. The solid material is usually not the only product formed by the reaction. Byproducts can include gases, liquids and even other solids. In physical deposition processes, the material deposited is physically moved on to the substrate. There is no chemical reaction which forms the material on the substrate.

Physical Vapor Deposition The two main processes are evaporation and sputtering Widely used for metals because it is cheap and less complex than CVD Step coverage of films is poor Quality of deposited film is inferior compared to CVD (higher resistivity metals and insulators with more defects and traps)

Evaporation Metal is melted in vacuum and transported to the sample through vacuum Very common in III-V semiconductors, becoming less common Deposition rate depends on pressure, temperature and atomic mass of species Actual amount of material deposited on wafer will depend on the solid angle subtended by the wafer

Evaporation Wafers placed in hemispherical cage for uniform deposition Step coverage is bad in evaporation -vertical etched surfaces in the wafer will not have any metal deposited on them To minimize these problems, rotating planetaries, substrate heating and elimination of true steps are used. Two types of evaporation thermal evaporation (heating by resistive elements or inductive heating) and E-beam evaporation

E-beam Evaporation In e-beam evaporation, an electron beam is aimed at the source material causing local heating and evaporation. Choice of evaporation method typically relates to the phase transition properties of that material (for example, aluminum is quite difficult to evaporate using resistive heating). Multicomponent films are usually generated by sequential deposition using separate sources.

Sputtering It is the primary alternative to evaporation It provides better step coverage than evaporation There is less radiation damage than in e-beam evaporation Stoichiometry control is better for multicomponent systems Material is released from the source at much lower temperature than evaporation

DC Sputtering The substrate is placed in a vacuum chamber with the source material (target), and an inert gas (such as argon) is introduced at low pressure. A gas plasma is struck using a DC power source, causing the gas to become ionized. The ions are accelerated towards the surface of the target, causing atoms of the source material to break off from the target in vapor form and condense on all surfaces including the substrate.

RF Sputtering Similar to DC sputtering, different method of creating ions Sputter deposition occurs when target electrode is negative In DC systems, positive charge builds up on cathode (target), and very high voltages are required to deposit insulators RF sputtering avoids charge build-up by alternating potential Substrate and chamber make for a very large electrode, so not too much sputtering of substrate occurs

Sputtering Wafer and target are kept close together to maximize collection of sputtered material Pressure is of the order of 0.1 Torr (mean free path of the order of 1 mm). This increases step coverage. Energy spread of depositing material is of the order of 10-50 ev Compromise between increasing the number of Ar ions, and increasing scattering of Ar ions with neutral Ar atoms. If you can increase the number of ions without increasing the number of neutrals, you can operate at lower pressures Particle energy and deposition rate depend strongly on sputter voltage, substrate bias and pressure

Sputtering At frequencies less than 50 khz, electrons and ions in plasma are mobile, and both follow the switching of the anode and cathode. This is equivalent to DC sputtering of both surfaces. At frequencies above 50 khz, ions (heavy) can no longer follow the switching electrons, this neutralizes positive charge build up Other variants of sputtering: Magnetron sputtering (magnetic and electric field, put magnets behind target, higher deposition rate because electrons strike Ar atoms more frequently) Ion deposited sputtering (bombard surface with different ions, requires low voltage, change in film properties because of local rearrangement of atoms) Reactive sputtering (add reactive gas such as oxygen or nitrogen to chamber during deposition, good stoichiometry control, can poison target if chemical reaction rate is faster than sputter rate) Sputtering compared to evaporation smaller grain size, many grain orientations, better adhesion of film

Casting Material is dissolved in liquid form in solvent, and applied to substrate by spraying or spinning. Used for polymers (photoresist) using the spin-coating method, also used for spin-on glasses. Thickness of film ranges from single monolayer (for adhesion promotion) to tens of microns.

Chemical Vapor Deposition Substrate placed in chamber and number of gases supplied Reaction takes place between the source gases, product is a solid that condenses on all surfaces in the reaction chamber Used for many different materials (SiO2, Si3N4, polysilicon, tungsten, copper, etc.) Can have atmospheric pressure CVD or low pressure CVD (much more common), another variant is plasma enhanced CVD.

LPCVD Excellent uniformity of thickness and material characteristics High deposition temperatures (>600C) and relatively slow deposition rate Byproducts (gaseous) formed during processing LPCVD can be used to deposit films on both sides of at least 25 wafers at a time.

PECVD Lower temperature process (200-400C) Extra energy is supplied to the gas molecules by the plasma in the reactor Quality of films is typically inferior to LPCVD films PECVD systems can only deposit films on one side of up to 4 wafers at a time.

Electrochemical Deposition Used for metals such as copper, gold and nickel Film thickness can be varied easily (<1micron, >100 microns) Control of deposition achieved by using external electric potential, it requires electrical contact to the substrate while immersed in a liquid bath The surface of the substrate must have an electrically conducting coating (seed layer) before deposition can be done using this method

Electrochemical Deposition Two methods electroplating and electroless plating In the electroplating process the substrate is placed in a liquid solution (electrolyte). When an electrical potential is applied between a conducting area on the substrate and a counter electrode (usually platinum) in the liquid, a chemical redoxprocess takes place resulting in the formation of a layer of material on the substrate and usually some gas generation at the counter electrode.

Electrochemical Deposition In the electroless plating process a more complex chemical solution is used Deposition happens spontaneously on any surface which forms a sufficiently high electrochemical potential with the solution. It does not require any external electrical potential and contact to the substrate during processing. It is more difficult to control with regards to film thickness and uniformity.

Epitaxy Similar to basic CVD process Epitaxy is the growth of a film with a crystallographic relationship between film and substrate (same material homoepitaxy, different materials heteroepitaxy) If the substrate is a single crystal oriented in a specific direction, the film will orient the same way. A similar principle holds for amorphous and polycrystalline films. In vapor phase epitaxy, a number of gases are introduced into an induction heated reactor in which only the substrate is heated (to >50% of melting point of material being deposited) Epitaxy generally results in relatively high growth rates

Epitaxy

Molecular Beam Epitaxy Needs independently controlled thermal and/or electron beam sources for all materials and dopants. Evaporation at very low deposition rates Typically in ultra-high vacuum Very well controlled Grow films with good crystal structure Expensive Often use multiple sources to grow alloy films Deposition rate is so low that substrate temperature does not need to be as high