Advanced Sensor Fabrication Using Integrated Ion Beam Etch and Ion Beam Deposition Processes

Similar documents
IMP EPD End Point Detector

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

UHF-ECR Plasma Etching System for Gate Electrode Processing

S. Gupta. The University of Alabama

D2.1 Report on multilayer stacks fabrication

Physical Vapor Deposition (PVD) Zheng Yang

Giant Magneto-Impedance Effect in Multilayer Thin Film Sensors

Deposition Technologies for >500GB/in 2 and HAMR Write Heads PMR

Review of CMOS Processing Technology

All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to

Thermal Evaporation. Theory

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

2008 Summer School on Spin Transfer Torque

Fabrication of CPP devices using Chemical Mechanical Planarization

High Performance Optical Coatings Deposited Using Closed Field Magnetron Sputtering

Previous Lecture. Vacuum & Plasma systems for. Dry etching

LAM4600 Plasma Etch Tool Recipes Dr. Lynn Fuller Webpage:

Plasma Quest Limited

Chapter 3 Silicon Device Fabrication Technology

AC : MICROWAVE PLASMA CLEANER DESIGN FOR SEMI- CONDUCTOR FABRICATION AND MATERIALS PROCESSING LABO- RATORY USE

Coatings. Ion Assisted Deposition (IAD) process Advance Plasma Source (APS) plasma-ion assisted Deposition. Coatings on Optical Fibers

Electrodeposition of Magnetic Materials

LAM4600 Plasma Etch Tool Recipes Dr. Lynn Fuller

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Mater. Res. Soc. Symp. Proc. Vol Materials Research Society

Novel Solutions for ESD Sensitive Devices

High Rate Deposition of Reactive Oxide Coatings by New Plasma Enhanced Chemical Vapor Deposition Source Technology

Optical Coatings. Photonics 4 Luxury Coatings , Genève. Dr. Andreas Bächli Head of Optical Coatings at RhySearch, Buchs (SG)

Single-digit-resolution nanopatterning with. extreme ultraviolet light for the 2.5 nm. technology node and beyond

EUV Technology, Martinez, CA

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

UV15: For Fabrication of Polymer Optical Waveguides

Piezoelectric Polycrystalline (PZT) Components and Wafers

Thomas M. Adams Richard A. Layton. Introductory MEMS. Fabrication and Applications. Springer

EECS130 Integrated Circuit Devices

IC Fabrication Technology Part III Devices in Semiconductor Processes

Platypus Gold Coated Substrates. Bringing Science to the Surface

Activities in Plasma Process Technology at SENTECH Instruments GmbH, Berlin. Dr. Frank Schmidt

Study of ADI (After Develop Inspection) On Photo Resist Wafers Using Electron Beam (II)

Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications

Microwave Plasma Processing

Supporting Online Material for

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

Supporting Information: Model Based Design of a Microfluidic. Mixer Driven by Induced Charge Electroosmosis

PlasmaPro TM System100 & System133. Modular tools for wafer processing100

Lecture Day 2 Deposition

Solar Selective Absorber Coating Methods Plasma Processes

Spin-transfer switching in magnetic tunnel junctions with synthetic ferri-magnetic free layer

PHYSICAL ELECTRONICS(ECE3540) Brook Abegaz, Tennessee Technological University, Fall 2013

Introduction. 1. Sputtering process, target materials and their applications

Supplementary Figure S1 Photograph of MoS 2 and WS 2 flakes exfoliated by different metal naphthalenide (metal = Na, K, Li), and dispersed in water.

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

2006 UPDATE METROLOGY

TXRF TO MONITOR FOR HIGH K DIELECTRIC MATERIAL CONTAMINATION IN A SEMICONDUCTOR FAB

MCC. PMGI Resists NANO PMGI RESISTS OFFER RANGE OF PRODUCTS

surface metrology. As the world s leader in precise, noncontact, 3-D surface metrology, Zygo has continually

Lect. 2: Basics of Si Technology

Chemical Vapor Deposition

Si DRIE APPLICATION In Corial 210IL

PRECISION OPTICAL FILTERS BY EOSS - ENHANCED OPTICAL SPUTTERING SYSTEM. Fraunhofer

Roadmap in Mask Fab for Particles/Component Performance

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

Cu electroplating in advanced packaging

Wavelength Dispersive XRF Spectrometer

MARORA A Plasma Selective-oxidation Apparatus for Metal-gate Devices

FESEM Analysis of BPSG Films After Reflow

Metallizing High Aspect Ratio TSVs For MEMS Challenges and Capabilities. Vincent Mevellec, PhD

Perpendicular Magnetic Multilayers for Advanced Memory Application

VLSI Technology. By: Ajay Kumar Gautam

PARAMETER EFFECTS FOR THE GROWTH OF THIN POROUS ANODIC ALUMINUM OXIDES

High performance radio frequency generator technology for the Thermo Scientific icap 7000 Plus Series ICP-OES

Electrical Properties of Ultra Shallow p Junction on n type Si Wafer Using Decaborane Ion Implantation

Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs

III Fabrication of the samples

Ultra High Barrier Coatings by PECVD

Perpendicular Giant Magnetoresistance in a 0.4 pm Diameter Multilayer Sensor

FABRICATION PROCESSES FOR MAGNETIC MICROACTUATORS WITH POLYSILICON FLEXURES. Jack W. Judy and Richard S. Muller

ECSE 6300 IC Fabrication Laboratory Lecture 8 Metallization. Die Image

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

1 Thin-film applications to microelectronic technology

Semiconductor Technology

Czochralski Crystal Growth

Copper Interconnect Technology

A Production-Proven Shallow Trench Isolation (STI) Solution Using Novel CMP Concepts*

Remote Plasma Source Chamber Anodization

TECHNIQUES OF INDUCTIVELY COUPLED PLASMA OPTICAL EMISSION SPECTROMETER S. KARTHIKEYAN SSA CENTRAL POLLUTION CONTROL BOARD SOUTH ZONE OFFICE BANGALORE

Synthetic antiferromagnet with Heusler alloy Co 2 FeAl ferromagnetic layers

Optical Coatings for Laser Facets Fabricated by Reactive Ion-Beam Sputter Deposition

EFFECT OF THE ANNEALING TEMPERATURE ON THE ELECTRONIC AND ATOMIC STRUCTURES OF EXCHANGE-BIASED NiFe FeMn BILAYERS

Deep-etched fused silica grating as a (de)multiplexer for DWDM application at the wavelength of 1.55µm

Cu Wiring Process for TFTs - Improved Hydrogen Plasma Resistance with a New Cu Alloy -

Surface Micromachining

Fully-integrated, Bezel-less Transistor Arrays Using Reversibly Foldable Interconnects and Stretchable Origami Substrates

Silicon Microparticle Ejection Using Mist-jet Technology

Deep-etched high-density fused-silica transmission gratings with high efficiency at a wavelength of 1550 nm

Cell Shape and Patterning Considerations for Magnetic Random Access Memory (MRAM) Fabrication

CMP Applications and Issues Part 3

Exam 1 Friday Sept 22

Rapid Thermal Processing (RTP) Dr. Lynn Fuller

Test Patterns for Chemical Mechanical Polish Characterization

Transcription:

Advanced Sensor Fabrication Using Integrated Ion Beam Etch and Ion Beam Deposition Processes Jhon F. Londoño, Kurt E. Williams, Adrian J. Devasahayam Veeco Instruments Inc. Plainview, New York U.S.A Figure 1 Schematic of an Abutted Junction Device fabrication process. Ion Beam Etch Ion Beam Deposition Introduction Digital data storage and memory (MRAM) devices based on Giant Magneto-Resistant (GMR) effect elements are pushing the envelope of fabrication techniques used in their manufacture. Fabrication of these advanced sensors for magnetic data storage applications involves optimization of device definition processes. Figure 1 is a schematic illustration of an Abutted Junction Device, representing a manifestation of an advanced sensor requiring optimal control of Ion Beam Etch (IBE) and Ion Beam Deposition (IBD) techniques. Photoresist Photoresist GMR ELEMENT GAP LAYER PML GMR ELEMENT GAP LAYER PML

Figure 2 Process flow for the formation of the abutted junction. Step 1 PR NiFe Step 2 Ion Milled PR NiFe Figure 2 illustrates in further detail the process steps involved in the formation of such a device. Paramount to the fabrication process is precise control over the etch technique used. The following factors are critical in this endeavor: Step 3 PM Cr PR NiFe Step 4 PM Cr PR Controllable and repeatable etch rates for a wide range of metallic, magnetic and dielectric materials commonly found in GMR elements such as Ta, NiFe, Cu, Co, PtMn, 2 O 3, Ru, FeMn, IrMn and PdPtMn. Step 5 PM Cr track width NiFe 25 Å Ta 200 Å PtMn 20 Å NiFe 15 Å Co 30 Å Cu 15 Å Co 50 Å NiFe 25 Å Ta 2 O 3 Figure 3 Schematic of a typical spin valve GMR structure found in advanced read sensor devices Ion Milled Optimal etch uniformities over large wafer areas, up to 150 mm diameter. Controlled and optimized ability to terminate the etch process. Secondary Ion Mass Spectrometry (SIMS) endpoint technique is preferred for device wafers with ultra-small exposed areas (<5%), and high mass material layers (such as Tantalum) that are unsuitable for standard optical endpoint techniques. Figure 3 schematically depicts a typical spin valve GMR structure commonly found in advanced read sensor devices. As illustrated, the angstrom level dimensions of the layers are such that maximum control of the etch technique used to define the sensor is required. In principle what is required is a multi-etch rate, low energy process. This ensures that optimal control of shallow etches is achieved. For example, this allows etching of non-crtitical layers at high rates while critical layers are etched at low rates.

Multi-etch Rate, Low Energy Ion Beam Etch Processes Ion Beam Etch Processes, using a Veeco Instruments combination IBE and IBD cluster tool, have been developed for these advanced sensor etch and deposition applications. Ultimate vacuum base pressures in the low 10-7 Torr range used for this etch development work. Optimal high vacuum base pressure is required to ensure etch rate repeatability and to minimize charge exchange events. The former is critical, as many of the active layers in GMR devices (such as the NiFe magnetic layers, and the Ta capping layer) are easily susceptible to oxidation. The latter is important to avoid any interactions between nonprocess related gaseous particulates in the chamber and the highly collimated ion beams extracted from a self-contained, Radio Frequency Inductively Coupled Plasma (RF-ICP) source. Using a proprietary Low Power Three Grid Ion Optics System, multi etch rate processes with beam energies as low as 175 ev and up to 475 ev have been successfully and repeatably demonstrated. Table 1 lists representative etch rates achievable with these processes (materials found in GMR devices as well as other metals of general interest are listed). Table 1 Material etch rates using low power ion beam etch processes. Extensive etch rate and uniformity tests were conducted to optimize these low power ion beam etch processes. Representative results are outlined in table 2 for a series of tests conducted on a tri-layer film stack. Additionally, similar tests have been conducted and reproduced repeatably for all materials listed in table 1. Material Etch Rate Range (Angstroms/minute) Ta 10 _ 165 Cu 15 _ 285 NiFe 20 _ 150 PtMn 25 _ 140 2 O 3 4 _ 32 Au 95 _ 500 Cr 25 _ 115 O 2 5 _ 125 Etch Uniformity and Relative Etch Depth for a Tri-Layer Film Stack Ta(100)/Cu(1000)/Ta(100) Layer thickness in Angstroms Relative Cu etch rate of 40 Angstroms/minute for 5 wafers processed consecutively using a low power etch process Uniformity % Relative Etch Depth Wafer # (130 mm Diameter) (130 mm) 1 3.1 0.5114 2 2.8 0.5162 3 2.1 0.5157 4 3.4 0.4948 5 2.2 0.4910 Average 2.7 0.5058 High 3.4 0.5162 Low 2.1 0.4910 Wafer-To-Wafer Repeatability (WTW) 2.5% Table 2 Etch uniformity for 5 wafers processed consecutively using low power process.

Permalloy Seed Layer Permalloy Pole Permalloy Pole SIMS Endpoint Control As illustrated in Figure 3 (see page 2), the dimensional scale of the individual Permalloy Seed Layer layers in these advanced sensors can be as low as several multilayers. This necessitates the Permalloy use of Pole a low power etch technique to sculpt the device as the ion milling proceeds, and critical and/or active layers are exposed. By extension then, and when combined with ion beam milling in the ultra low etch rate regime, the process requires a highly sensitive endpoint technique to terminate the etching process. This is required to ensure minimal over-etching into the active layers of the device, and thereby avoiding deleterious sensor performance. Figure 4 SIMS plot for a Spin Valve structure etched via a low power process; Stack etched through to the gap layer of an abutted junction device Permalloy. Pole M 2.5 10 6 2 10 6 1.5 10 6 1 10 6 5 10 5 s / s t n u Ni o4 10 4 c Ta ( Cu Co l 3 10 4 AFM a n g i S2 10 4 S M I S1 10 4 0 time [ms] As a result of the low ion energies involved, the use of high mass materials typically found in GMR elements, and the minimal exposed area of pre-etched device wafers (typically less than 3% open area over a 150mm diameter wafer), SIMS provides an optimal, highly sensitive, and reproducible endpoint scheme suitable for these low power etch processes. In the range of energies used, most materials of interest do not fluoresce readily, thereby making optical endpoint schemes unsuitable for this endeavor. Developed and refined concurrently with the etch processes described previously, we have demonstrated the use of SIMS endpoint technique. Figure 4 illustrates the relative SIMS signal intensities from the various layers of a spin valve structure. As depicted in the figure, the signal level is quite high for all materials involved, and in particular for uminum secondary ions in the 2 O 3 gap layer. This is important as typically read sensing elements, such as the abutted junction hard bias device, requires etching through the entire multilayer stack and stopping at the gap layer. The precision of the etch and SIMS technique is further illustrated in Figure 5. Shown in that figure are the secondary ion intensities of a similar spin valve structure of an exchange tab device. This type of device requires ion milling to, and terminating the etch process at, the midpoint of the NiFe layer in the spin valve stack. 0 Time [ms]

Figure 4 SIMS plot for a Spin Valve structure etched via a low power process; Stack etched to the midpoint of NiFe layer in an exchange tab device. 2.5 10 4 2 10 4 Co Cu Ta Ni 1.5 10 4 1 10 4 5000 0 Time Summary Low power ion beam etch processes for advanced sensor and device fabrication have been outlined. Techniques developed allow for a multi-etch rate, low energy ion milling process to define sensors/devices uniformly and repeatably in a wide range of material etch rates. A SIMS endpoint technique developed concurrently has been successfully implemented, allowing for optimal and precise control when etching critical device layers. Combined with the IBD process for post-etch deposition of Permanent Magnet Layers (PML), achieved in a cluster IBE-IBD arrangement with a high vacuum wafer handling system, yields sensor devices with superior performance and quality.

About Veeco Veeco Instruments, Inc. is a worldwide leader in process equipment and metrology tools for the optical telecommunications, data storage, semiconductor and research markets. Veeco's Process Equipment Group provides the etch and deposition technology that data storage manufacturers require to increase areal density. Veeco's combination of ion beam etch, ion beam deposition and physical vapor deposition makes us the undisputued leader in current and next generation GMR (giant magnetoresistive) TFMH solutions for the data storage industry. Veeco is the leading supplier of ion beam deposition equipment to the fast-growing dense wavelength division multiplexing (DWDM) filter market a crucial part of the world's telecommunications and data infrastructure. Veeco's broad line of leading edge technology allows customers to improve time-to-market of next generation products. Veeco is driving forward to narrower bandwidth filters for higher overall capacity. Veeco's Metrology Group is the world leader in 3D surface metrology advanced measurement tools that allow data storage and semiconductor manufacturers, and researchers, to see featurers in their process with high resolution. Our broad array of technologies and range of products provide industry leaders with high resolution measurement and yieldimproving tools. In data storage, optical telecommunications and semiconductors, Veeco helps our customers improve their critical time-to-market for next generation products. We provide total solutions for advanced etch and deposition processes, as well as improving yield and process control in both manufacturing and research environments. Veeco's manufacturing and engineering facilities are located in New York, California, Colorado, Arizona and Minnesota. Global sales and service offices are located throughout the United States, Europe, Japan and Asia Pacific. Veeco Instruments Inc. Terminal Drive Plainview, NY 11803 Find out more at www.veeco.com or call us at 1.888.24.VEECO 2000 Veeco Instruments Inc. l rights reserved. Printed in U.S.A. Etch Apps 3 12/00