Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller

Similar documents
Bulk MEMS Fabrication Details Dr. Lynn Fuller, Casey Gonta, Patsy Cadareanu

MEMS Surface Fabrication

Photolithography I ( Part 2 )

Surface MEMS Fabrication Details Dr. Lynn Fuller, Adam Wardas, Casey Gonta, Patsy Cadareanu

Wafer Cleaning and Oxide Growth Laboratory Dr. Lynn Fuller Webpage:

Photolithography Process Technology

Dow Corning WL-5150 Photodefinable Spin-On Silicone

Dr. Lynn Fuller, Motorola Professor Steven Sudirgo, Graduate Student

Summary of Selected EMCR650/731 Projects for Jeremiah Hebding Dr. Lynn Fuller

Bulk MEMS Fabrication Blog 2017 Dr. Lynn Fuller, Casey Gonta, Patsy Cadareanu

UV5 POSITIVE DUV PHOTORESIST For DUV Applications

Technical Data Sheet Technisches Datenblatt

LAM 490 Etch Recipes. Dr. Lynn Fuller

UV5 POSITIVE DUV PHOTORESIST For Microlithography Applications

Major Fabrication Steps in MOS Process Flow

micro resist technology

AZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process. Data Package

LAM4600 Plasma Etch Tool Recipes Dr. Lynn Fuller

micro resist technology

Rapid Thermal Processing (RTP) Dr. Lynn Fuller

INTERVIA BPP-10 Photoresist

UV6 POSITIVE DUV PHOTORESIST For DUV Applications

LAM4600 Plasma Etch Tool Recipes Dr. Lynn Fuller Webpage:

Processing guidelines. Negative Tone Photoresist Series ma-n 2400

AZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process Data Package

Processing guidelines. Negative Tone Photoresists mr-ebl 6000

Lab #2 Wafer Cleaning (RCA cleaning)

CS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing

Dr. Lynn Fuller Webpage:

EE 527 MICROFABRICATION. Lecture 15 Tai-Chang Chen University of Washington EE-527 M4 MASK SET: NPN BJT. C (sub) A E = 40 µm x 40 µm

Isolation Technology. Dr. Lynn Fuller

ARC XL Series. Broadband g-line & i-line Anti-Reflective Coatings

MCC. PMGI Resists NANO PMGI RESISTS OFFER RANGE OF PRODUCTS

Introduction to Nanoscience and Nanotechnology

Czochralski Crystal Growth

BEFORE you can do any resist processing, you must be familiar with the chemicals you will be using, and know and respect the dangers of them.

CMOS Factory Laboratory

Microelectronic Device Instructional Laboratory. Table of Contents

MCC. LOR Lift-Off Resists LOR RESISTS OFFER TYPES OF RESISTS

EECS130 Integrated Circuit Devices

Processing guidelines

Process Development of Sidewall Spacer Features for Sub-300nm Dense Silicon FinFETs

CYCLOTENE* 4000 Series Advanced Electronic Resins (Photo BCB)

Fabrication Technology, Part I

Photolithography. Dong-Il Dan Cho. Seoul National University Nano/Micro Systems & Controls Laboratory

125nXT Series. EMD PeRFoRmaNce MaTeRIaLs. technical datasheet. Photopolymer Negative Tone Photoresists APPLICATION TYPICAL PROCESS THICKNESS GRADES

Chemical Vapor Deposition

1500 Series. EMD PeRFoRmaNce MaTeRIaLs. technical datasheet. Positive Tone Photoresists APPLICATION TYPICAL PROCESS. SPIN CURVES (150mm wafers)

Photoneece PW-1200 series

Because of equipment availability, cost, and time, we will use aluminum as the top side conductor

MCC. NANO PMMA and Copolymer

Drytech Quad Etch Recipes Dr. Lynn Fuller Mike Aquilino Microelectronic Engineering

GLM General information. Technical Datasheet

Chapter 3 Silicon Device Fabrication Technology

Microelectromechanical Systems (MEMs) Unit Processes for MEMs Measurement

Low Temperature Curable Positive Tone Photosensitive Polyimide Photoneece LT series. Toray Industries, Inc.

4. Thermal Oxidation. a) Equipment Atmospheric Furnace

Introduction to Lithography

Summary of Selected EMCR732 Projects for Spring 2005 Mike Aquilino Dr. Lynn Fuller

SU Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR:

Piezoresistance in Silicon. Dr. Lynn Fuller

Introduction to Micro/Nano Fabrication Techniques. Date: 2015/05/22 Dr. Yi-Chung Tung. Fabrication of Nanomaterials

Bruce Furnace Recipes Dr. Lynn Fuller Webpage: Electrical and Microelectronic Engineering

Schematic creation of MOS field effect transistor.

Advanced CMOS Process Technology Part 3 Dr. Lynn Fuller

P4000 Thick Film Photoresist

Process Improvement Projects May 2006 Dr. Lynn Fuller

2015 EE410-LOCOS 0.5µm Poly CMOS Process Run Card Lot ID:

Report 1. B. Starting Wafer Specs Number: 10 Total, 6 Device and 4 Test wafers

SU Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR:

Supporting Information: Model Based Design of a Microfluidic. Mixer Driven by Induced Charge Electroosmosis

Toray Electro Coating Material Non- photosensitive Polyimide Semicofine SP-400 Series. Toray Industries Inc.

Single-digit-resolution nanopatterning with. extreme ultraviolet light for the 2.5 nm. technology node and beyond

Understanding. Brewer Science

Surface MEMS Fabrication Blog Dr. Lynn Fuller, Adam Wardas Webpage:

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Fabrication and Layout

Integrated Circuits & Systems

Hybrid BARC approaches for FEOL and BEOL integration

Microfabrication of Integrated Circuits

EUV optics lifetime Radiation damage, contamination, and oxidation

Complexity of IC Metallization. Early 21 st Century IC Technology

Surface micromachining and Process flow part 1

DuPont MX5000 Series

SU Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR:

Supporting Information

Design and Fabrication of a Micromechanical Pressure Sensor

Basic&Laboratory& Materials&Science&and&Engineering& Micro&Electromechanical&Systems&& (MEMS)&

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Chapter 2 Manufacturing Process

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

North America Europe, Middle East and Africa Latin America Asia-Pacific. Table 1. Photo-BCB Formulations

Process Flow in Cross Sections

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

3. Photolithography, patterning and doping techniques. KNU Seminar Course 2015 Robert Mroczyński

Chapter 2 MOS Fabrication Technology

Surface Passivation Process Study with Polyimide for High Voltage IGBT

UV15: For Fabrication of Polymer Optical Waveguides

FAQs concerning photoresists from Allresist

Transcription:

ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller Webpage: http://www.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041 Email: Lynn.Fuller@rit.edu Program Webpage: http://www.microe.rit.edu 9-27-11 coat_expose_dev.ppt Page 1

OUTLINE Photoresist Processing SSI Coat Develop Track Spin Coating Thickness Measurement Thickness vs Spin Speed Develop Hard Bake Page 2

COAT.RCP and DEVELOP.RCP DEHYDRATE BAKE/ HMDS PRIMING HMDS Vapor Prime 140 C, 60 sec. COAT.RCP SPIN COAT OIR 620-10 Resist 3250 rpm, 30 sec. SOFT BAKE 90 C 60 sec. POST EXPOSURE BAKE 110 C, 60 sec. Thickness of 10,000 Å DEVELOP.RCP DEVELOP DI Wet CD-26 Developer 50 sec. Puddle, 30 sec. Rinse, 30 sec., 3750rpm Spin Dry HARD BAKE 140 C, 60 sec. Page 3

SSI COAT AND DEVELOP TRACK FOR 6 WAFERS Use Recipe: Coat.rcp and Develop.rcp Page 4

(REFLECTANCE SPECTROMETER) NANOSPEC THICKNESS MEASUREMENT INCIDENT WHITE LIGHT, THE INTENSITY OF THE REFLECTED LIGHT IS MEASURED VS WAVELENGTH 3000 Å OXIDE 7000 Å OXIDE MONOCHROMATOR & DETECTOR WHITE LIGHT SOURCE WAFER λ TRANSPARENT FILM THICKNESS OPTICS Oxide on Silicon 400-30,000 Å Nitride 400-30,000 Neg Resist 500-40,000 Poly on 300-1200 Ox 400-10,000 Neg Resist on Ox 300-350 300-3500 Nitride on Oxide 300-3500 300-3500 Thin Oxide 100-500 Thin Nitride 100-500 Polyimide 500-10,000 Positive Resist 500-40,000 Pos Resist on Ox 500-15,000 4,000-30,000 λ Page 5

RESIST THICKNESS VS SPIN SPEED Most spin coating is performed at spin speeds from 3000 to 7000 RPM for 20 to 60 seconds, producing coating uniformities to +/- 100 Å 1.5 Thickness (µ µm) 1.3 1.1 32 %, (27.48 cp) 30 %, (20.30 cp) 0.7 28 %, (15.23 cp) 26 %, (11.59 cp) 2000 3000 4000 5000 Spin Speed (rpm) 6000 Page 6 7000 Example Only

SOFT BAKE The main purpose is to reduce the solvents from a level of 20-30% down to 4-7%. Baking in a convection oven about 20 minutes is equivalent to hot plate baking for about 1 minute. Forced Air Oven Exhaust Photoresist wafer Hot Plate Fan 90 TO 100 C Page 7

ASML 5500/200 NA = 0.48 to 0.60 variable σ= 0.35 to 0.85 variable With Variable Kohler, or Variable Annular illumination Resolution = K1 λ/na = ~ 0.35µm for NA=0.6, σ =0.85 Depth of Focus = k 2 λ/(na) 2 = > 1.0 µm for NA = 0.6 i-line Stepper λ = 365 nm 22 x 27 mm Field Size Page 8

Masks with 4 levels Saves money, time, inventory Chip size 10mm by 10mm MASKS AND STEPPER JOBS Page 9

DEVELOP Develop is done in an alkali solution such as NaOH or KOH (Metal Containing Developers) Trace quantities of these metals can cause transistor threshold voltage shifts. Metal Ion Free Developers are available, TMAH for example. Developer Concentration and Temperature of Developer are the most important parameters to control. Page 10

HARD BAKE Hard Bake is done at or slightly above the glass transition temperature. The resist is crosslinked (and is toughened prior to plasma etch). The resist flows some as shown below. Pinholes are filled. Improves adhesion also. No flow should occur at the substrate. Photo stabilization involves applying UV radiation and heat at 110C for dose of 1000 mj/cm2 then ramping up the temperature to 150-200 C to complete the photostabilization process. After Develop After Hard Bake 125 to 140 C for 1-2 min. Page 11

INSPECTION OVERLAY, RESOLUTION Page 12

REFERENCES 1. Microlithography, Sheats and Smith Page 13

HOMEWORK - LITHOGRAPHY 1. Explain how overlay verniers work. 2. What is the effect of increasing the spin speed in coating photoresist? 3. What is HMDS? 4. What does the post exposure bake do? 5. How is resolution determined? Page 14