Hybrid III-V/Si DFB laser integration on a 200 mm fully CMOS-compatible silicon photonics platform

Similar documents
Progress in Monolithic III-V/Si and towards processing III-V Devices in Silicon Manufacturing. E.A. (Gene) Fitzgerald

Chip and system-level integration technologies for silicon photonics

, DTIC_ \IUIUIIIII. EImHaIII, oo3 0- AD-A S Novel Optoelectronic Devices based on combining GaAs and InP on Si

Optical interconnect: a back end integration scheme for waveguides and optoelectronic InP components.

Blisters formation mechanism during High Dose Implanted Resist Stripping

Compact hybrid plasmonic-si waveguide structures utilizing Albanova E-beam lithography system

TEPZZ 5 Z 6A_T EP A1 (19) (11) EP A1 (12) EUROPEAN PATENT APPLICATION. (43) Date of publication: Bulletin 2012/46

Reactor wall plasma cleaning processes after InP etching in Cl 2 /CH 4 /Ar ICP discharge

First Electrically Pumped Hybrid Silicon Laser

Optimization of optical performances in submicron silicon-on-insulator rib and strip waveguides by H 2 thermal annealing

PROJECT PERIODIC REPORT

Chapter 3 Silicon Device Fabrication Technology

5.8 Diaphragm Uniaxial Optical Accelerometer

Chemical Mechanical Planarization STACK TRECK. SPCC 2017 Viorel Balan

SET Technical Bulletin

Tackling the optical interconnection challenge for the Integrated Photonics Revolution

9/4/2008 GMU, ECE 680 Physical VLSI Design

Activities in Plasma Process Technology at SENTECH Instruments GmbH, Berlin. Dr. Frank Schmidt

3.46 OPTICAL AND OPTOELECTRONIC MATERIALS

Silicon-on-insulator (SOI) was developed in the

Direct growth of III-V quantum dot materials on silicon

Radiation Tolerant Isolation Technology

Molding materials performances experimental study for the 3D interposer scheme

Corial PS200 4-sided multi-module platform

Review of CMOS Processing Technology

ECE321 Electronics I

Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:

Photonics Technology for Optical Access Networks

2006 Society of Photo Optical Instrumentation Engineers (SPIE)

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Chip-to-Wafer Technologies for High Density 3D Integration

FIBRE-COUPLED HIGH-INDEX PECVD SILICON- OXYNITRIDE WAVEGUIDES ON SILICON

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

Near- and mid- infrared group IV photonics

nanosilicon Nanophotonics

Nonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

EE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion

A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process

Micro/nanophotonics at VTT

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

GSMBE growth of GaInAsP/InP 1.3 mm-tm-lasers for monolithic integration with optical waveguide isolator

Method For Stripping Copper In Damascene Interconnects >>>CLICK HERE<<<

Low Temperature Dielectric Deposition for Via-Reveal Passivation.

EECS130 Integrated Circuit Devices

This is a repository copy of GeSn lasers for CMOS integration. White Rose Research Online URL for this paper:

Engineered Substrates

Silicon Interposers with Integrated Passive Devices: Ultra-Miniaturized Solution using 2.5D Packaging Platform

CS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing

Lect. 2: Basics of Si Technology

Fabrication of high power GaN transistors F. Medjdoub CNRS - IEMN

Manufacturing Process

Chapter 4 : ULSI Process Integration (0.18 m CMOS Process)

Ching-Fuh Lin*, Shih-Che Hung, Shu-Chia Shiu, and Jiun-

EE 143 CMOS Process Flow

CMOS Manufacturing process. Design rule set

FABRICATION AND CHARACTERIZATION OF QUANTUM-WELL AND QUANTUM-DOT METAL CAVITY SURFACE-EMITTING NANOLASERS

UV15: For Fabrication of Polymer Optical Waveguides

Fiber Bragg grating sensor based on external cavity laser

ECE 659. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, Digital EE141 Integrated Circuits 2nd Manufacturing.

3D technologies for integration of MEMS

Experimental observation of the post-annealing effect on the dark current of InGaAs waveguide photodiodes

Chemical/Mechanical Balance Management through Pad Microstructure in Si CMP

1. Photonic crystal band-edge lasers

Making III-V contact with silicon substrates

Bare Die Assembly on Silicon Interposer at Room Temperature

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Amorphous silicon waveguides for microphotonics

Introduction to Lithography

Czochralski Crystal Growth

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

Self-aligned via and trench for metal contact in III-V semiconductor devices

Document Version Publisher s PDF, also known as Version of Record (includes final page, issue and volume numbers)

PASHA: A NEW INDUSTRIAL PROCESS TECHNOLOGY ENABLING HIGH EFFICIENCIES ON THIN AND LARGE MC-SI WAFERS

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

EE CMOS TECHNOLOGY- Chapter 2 in the Text

Overview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA

VLSI Systems and Computer Architecture Lab

3D technologies for More Efficient Product Development

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

This Appendix discusses the main IC fabrication processes.

Challenges for Embedded Device Technologies for Package Level Integration

IC Fabrication Technology Part III Devices in Semiconductor Processes

Photovoltaics & Solar Thermals. Thin-film equipment. Customized. FHR Anlagenbau GmbH I

Published in: Proceedings of the 19th Annual Symposium of the IEEE Photonics Benelux Chapter, 3-4 November 2014, Enschede, The Netherlands

5. Packaging Technologies Trends

GeTe films for PCRam elaborate by pulsed injection MOCVD and PEMOCVD for phase change memory

SUPPLEMENTARY INFORMATION

TSV Interposer Process Flow with IME 300mm Facilities

The History & Future of

Oxidized Silicon-On-Insulator (OxSOI) from bulk silicon: a new photonic platform

Surface Micromachining of Uncooled Infrared Imaging Array Using Anisotropic Conductive Film

CMP Process Development for the Via- Middle 3D TSV Applications at 28nm Technology Node

Amorphous and Polycrystalline Thin-Film Transistors

HYPRES. Hypres MCM Process Design Rules 04/12/2016

Extending Etch and Deposition Capabilities for Implementation of 3D Packaging of MEMS in Volume Production

Properties of Inverse Opal Photonic Crystals Grown By Atomic Layer Deposition

Erasable diffractive grating couplers in silicon on insulator for wafer scale testing

Transcription:

Hybrid III-V/Si DFB laser integration on a 200 mm fully CMOS-compatible silicon photonics platform B. Szelag 1, K. Hassan 1, L. Adelmini 1, E. Ghegin 1,2, Ph. Rodriguez 1, S. Bensalem 1, F. Nemouchi 1, T. Bria 1, M. Brihoum 1, P. Brianceau 1, E. Vermande 1, O. Pesenti 1, A. Schembri 1, R. Crochemore 1, S. Dominguez 2, M.C. Roure 1, B. Montmayeul 1, L. Sanchez 1, C. Jany 1 1 University Grenoble Alpesand CEA, LETI, MINATEC Campus, F-38054 Grenoble Cedex, France 2 STMicroelectronics, 850 rue Jean Monnet, F-38926 Crolles Cedex, France

Outline of Presentation Introduction & Objectives Hybrid III-V/Si DFB laser Process description & Fabrication Hybrid III-V/Si DFB laser Optical characterization Result discussion Conclusion & Perspectives 2

What is silicon photonic? o Silicon photonic aims at integrating in the silicon microelectronic CMOS technology circuits and modules initially based on other technologies (InP, InGaAs, LNbO3, SiO2, ) o Making photonic integrated circuits on Silicon using CMOS process technology in a CMOS fab. o Merging photonics and CMOS. o Expected benefits: o Higher integration level o Low cost, high volume facilities o Access to mature packaging and EDA tools o WDM and scaling to >1 Tb/s o Solving electrical interconnect limits in Data centers, Supercomputers and ICs with higher capacity, lower cost optical interconnects

Silicon Photonic Building Blocks Silicon Photonic Links Receiver Transmitter

Hybrid III-V/Si laser Current process o CMOS compatible process for silicon part o III-V substrate bonding on silicon o Si wafer downsizing to 100mm o Laser process steps using III-V fabrication line: Noble metals Lift-off RIE etch Not CMOS compatible process Not planarized BEOL Cost advantage of silicon photonics based the use of CMOS platforms and large wafer format is no more valid

Hybrid III-V/Si laser Targeted process Final objectives: o CMOS compatible process for silicon part o III-V die bonding on silicon o 200 or 300mm Si wafers o Compatible with mature silicon photonic platform o Laser process steps cmos compatible process: No noble metals Conventional patterning steps o Planarized multi-metal level BEOL In this work: o Modular integration of hybrid laser on 200mm mature Si platform o III-V substrate bonding o III-V patterning on 200mm CMOS fab o CMOS compatible contacts on III-V

Outline of Presentation Introduction & Objectives Hybrid III-V/Si DFB laser Process description & Fabrication Hybrid III-V/Si DFB laser Optical characterization Result discussion Conclusion & Perspectives 7

Hybrid III-V/Si DFB laser structure & integration scheme Transversal views of the laser Longitudinal view of the laser

Preliminary studies: CMOS compatible contacts on III-V o Best choice: Ni2P wo annealing for n-inp and Ni with 350 C annealing for P-InGaAs o Integration constraint & process cost => use the same contact for n-inp and P-InGaAs

Silicon photonic platform Encapsulated passive device

Cavity patterning

Amorphous silicon deposition

Silicon Chemical Mechanical Polishing (EPD on SiO2) Localized silicon thickening no changes in the photonic core process

Bragg reflector patterning silicon partial etch

Oxide encapsulation and planarization Surface preparation for bonding

III-V wafer bonding Substrate removal

Laser GAIN: PECVD SiN Hard mask deposition

Laser GAIN: Hard mask patterning

Laser GAIN: InGaAs/InP dry etch with EPD on MQW

Laser GAIN: PECVD SiN deposition

Laser GAIN: SiN spacer patterning

Laser MESA: PECVD SiN Hard mask deposition

Laser MESA: Hard mask patterning

Laser MESA: InP dry etch

Oxide encapsulation & planarization

Contact window patterning

Ni or Ni2P deposition & annealing

AlCu Deposition

AlCu patterning

Outline of Presentation Introduction & Objectives Hybrid III-V/Si DFB laser Process description & Fabrication Hybrid III-V/Si DFB laser Optical characterization Result discussion Conclusion & Perspectives 31

Optical Characterization

Optical Characterization: LIV characteristics

Optical Characterization: Spectrum

Result discussion: Impact of a-si on laser operation Standard model (Si mono only) Same model Si-Amo / Si mono o Si Amo 200nm 77% coupling => Cavity instability o Si Amo 220nm Adiabatic coupling failure Mode less confined on the QW => less power o With the same design, the thickness of amorphous silicon must be reduced to take into account the index difference of Si-amo (3.523 @ 1310nm) and Si-mono (3.506 @ 1310nm) o Si Amo 180nm Adiabatic coupling almost achieved Good mode confinement

Outline of Presentation Introduction & Objectives Hybrid III-V/Si DFB laser Process description & Fabrication Hybrid III-V/Si DFB laser Optical characterization Result discussion Conclusion & Perspectives 36

Conclusion & Perspectives The monolithic integration of a fully CMOS compatible hybrid DFB laser on a 200mm silicon photonics platform has been demonstrated. Amorphous silicon is used to locally thickened the silicon with a damascene process to build the laser with no impact on the photonic core process. The conventional Au-based contacts used in III-V laser are replaced by Ni-based alloyed contact with no penalties on the series resistance. Single wavelength behavior demonstrated with SMSR reaching 50dB. Lasing threshold around 60 ma with an output power in the waveguide > 3mW at 160mA

Conclusion & Perspectives New iteration with design optimized for Si stack including part of amorphous silicon. W-plugs and multi-level planar BEOL Integration on the full platform (with active devices) Process with III-V die bonding instead of wafer bonding