Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

Similar documents
Previous Lecture. Vacuum & Plasma systems for. Dry etching

Thermal Evaporation. Theory

ECSE 6300 IC Fabrication Laboratory Lecture 8 Metallization. Die Image

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

Institute of Solid State Physics. Technische Universität Graz. Deposition. Franssila: Chapters 5 & 6. Peter Hadley

Chapter 3 Silicon Device Fabrication Technology

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

Make sure the exam paper has 9 pages total (including cover page)

Physical Vapor Deposition (PVD) Zheng Yang

Lecture Day 2 Deposition

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Lecture 22: Integrated circuit fabrication

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

ECE 541/ME 541 Microelectronic Fabrication Techniques

UNIT 4. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

Lecture #18 Fabrication OUTLINE

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin

Nucleation and growth of nanostructures and films. Seongshik (Sean) Oh

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

MICROCHIP MANUFACTURING by S. Wolf

Review of CMOS Processing Technology

Problem 1 Lab Questions ( 20 points total)

Deposition and characterization of sputtered ZnO films

EECS130 Integrated Circuit Devices

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

Czochralski Crystal Growth

Complexity of IC Metallization. Early 21 st Century IC Technology

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

The Physical Structure (NMOS)

Microfabrication of Integrated Circuits

Chemical Vapor Deposition

Thin film deposition - II

More on VLSI Fabrication Technologies. Emanuele Baravelli

Copper Interconnect Technology

FABRICATION of MOSFETs

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Device Fabrication: Metallization

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

2. Fabrication techniques. KNU Seminar Course 2015 Robert Mroczyński

ECSE-6300 IC Fabrication Laboratory Lecture 4: Dielectrics and Poly-Si Deposition. Lecture Outline

Lecture 0: Introduction

Improving the Performance of Ceramic Barrier Layers used in Packaging Materials

EE 330 Lecture 9. IC Fabrication Technology Part 2

EEC 118 Lecture #5: MOS Fabrication. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

IC Fabrication Technology Part III Devices in Semiconductor Processes

Fabrication and Layout

CMOS VLSI Design. Introduction. All materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN. Introduction

行政院國家科學委員會補助專題研究計畫成果報告

CMOS FABRICATION. n WELL PROCESS

to which it is applied. Using this approach temperature drops of up to 170 o C at the metal

Fabrication Technology

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:

Metallization. Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

Doping and Oxidation

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

Ag 2 S: Fabrication and Characterization Techniques

VLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris

Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance

Semiconductor Device Fabrication

Chapter 3 CMOS processing technology

Lect. 2: Basics of Si Technology

VLSI Digital Systems Design

Co-Evolution of Stress and Structure During Growth of Polycrystalline Thin Films

III Fabrication of the samples

CSCI 4974 / 6974 Hardware Reverse Engineering. Lecture 5: Fabrication processes

Fabrication and Layout

Development of High Throughput CIGS Manufacturing Process. PI: Neelkanth Dhere Students: Sachin Kulkarni, Ph.D.; Ph.D.; Ashwani Kaul, Ph.D.

VLSI Systems and Computer Architecture Lab

Chapter 1. Introduction to Thin Film Technology

From sand to silicon wafer

CHAPTER - 4 CMOS PROCESSING TECHNOLOGY

Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

VLSI Technology. By: Ajay Kumar Gautam

SiC crystal growth from vapor

Chapter 7 Polysilicon and Dielectric Film Deposition

Department of Electrical Engineering. Jungli, Taiwan

Lecture 10. Metallization / Back-end technology (BEOL)

Amorphous and Polycrystalline Thin-Film Transistors

MODEL NanoMill TEM Specimen Preparation System. Ultra-low-energy, inert-gas ion source. Concentrated ion beam with scanning capabilities

1 MARCH 2017 FILM DEPOSITION NANOTECHNOLOGY

EE143 Fall 2016 Microfabrication Technologies. Lecture 9: Metallization Reading: Jaeger Chapter 7

Lecture 1A: Manufacturing& Layout

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

Slide 1. Slide 2. Slide 3. Chapter 19: Electronic Materials. Learning Objectives. Introduction

ECE321 Electronics I

Transcription:

Lecture 12 Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12

Evaporation and Sputtering (Metalization) Evaporation For all devices, there is a need to go from semiconductor to metal. Thus we need a means to deposit metals. Many of these techniques used for metal deposition can be used to deposit other materials as well. Several methods are currently used for deposition of metal layers. Physical Vapor Deposition techniques (PVD) 1.) Evaporation 2.) Sputtering 3.) Chemical Vapor Deposition (CVD) 4.) Electrochemical techniques 1.) Evaporation: Advantages: Highest purity (Good for Schottky contacts) due to low pressures. Disadvantages: Poor step coverage, forming alloys can be difficult, lower throughput due to low vacuum. Evaporation is based on the concept that there exists a finite vapor pressure above any material. The material either sublimes (direct solid to vapor transition) or evaporates (liquid to vapor transition).

Evaporator Systems Two main types of evaporators: E-beam and filament. Wafers Valve Heated Material Vacuum Chamber Valve Valve Air Inlet Rough Pump Cryo or Turbo Pump

For evaporation, the vapor pressure is, Evaporator Physics NkT P 310 x 12 3/ 2 T 1/ 2 e Pe evaporation H o Ea kt where is the surface tension of the liquid, N is avagadro s number, and H is the enthalpy of evaporation (the energy required to convert from a liquid to gas phase). We can define the number of molecules crossing a plane per unit time as, J 2 P 2kTm where P is pressure in Pascals, k is Boltzsmans constant, T is absolute temperature and m is the atomic or molecular mass. If the liquid is assumed to be at a constant temperature, and the crucible (container holding the liquid) has a constant area opening, the wafer is located on a sphere as defined by figure 12-3, the the deposition rate is, Virtual Source: Point in free space where the pressure drops enough to result in molecular flow. Closer to the source viscous flow applies. R d m Pevaporation Area 2k 2 T 4r 2 where is the mass density (kg/m 2 ), Area is the area of the wafer, and r is the radius of the sphere defined in figure 12-3.

Evaporation Step Coverage The step coverage of evaporated films is poor due to the directional nature of the evaporated material (shadowing) (see figure 12-5). Heating (resulting in surface diffusion) and rotating the substrates (minimizing the shadowing) help with the step coverage problem, but evaporation can not form continuous films for high aspect ratios (AR=step height/step width or diameter) greater than 1. We need a less directional metallization scheme====> Higher pressures!

Sputtering 2.) Sputtering: Advantages: Better step coverage, less radiation damage than E-beam evaporation, easier to deposit alloys. Disadvantages: Some plasma damage including implanted argon. Good for ohmics, not Schottky diodes. A plasma at higher pressure is used to knock metal atoms out of a target. These energetic atoms deposit on a wafer located near the target. The higher pressure produces better step coverage due to more random angled delivery. The excess energy of the ions also aids in increasing the surface mobility (movement of atoms on the surface).

Sputtering A threshold energy for the release of an atom from the target exists, below which the atom is not sputtered. This threshold energy is, 4 1 2 Heat of Vaporization E MM threshold where ( 1 ) ( M M ) 1 2 2 The sputter yield (ratio of target atoms expelled to incident atoms impinging on the target) increases with increasing energy (plasma power or DC bias). (See 12-13).

Sputtering Details Film Morphology Deposited films can be: (See 12-20). 1.) Porous and/or Amorphous > Results from poor surface mobility =low temperature, low ion energy (low RF power/dc bias or higher pressures=less acceleration between collisions). 2.) T-zone : Small grain polycrystalline, dense, smooth and high reflectance (the sweet spot for most metal processes) Results from higher surface mobility =higher temperature or ion energy 3.) Further increases in surface mobility result in columnar grains that have rough surfaces. These rough surfaces lead to poor coverage in later steps. 4.) Still further increases in surface mobility result in large (non-columnar) grains. These grains can be good for diffusion barriers (less grain boundary diffusion due to fewer grains) but pose problems for lithography due to light scatter off of large grains, and tend to be more rigid leading to more failures in electrical lines. 1 2 or T 3 4

Sputtering Details Often, it is needed to sputter alloys instead of pure elemental metals (Al+Si+Cu). Consider the problem of electromigration in Aluminum Causes: Electron momentum transfer to the ions in high current density lines. Solution: Add a small number (typically <3-5%) larger atoms such as copper that anchor the aluminum atoms in place or replace the entire metal line with larger atoms such as copper so that each atom is more difficult to move. When sputtering Aluminum and Copper alloys, the film on the wafer has more copper than the target. Reason: At the target, the argon has achieved high enough energy to sputter the Al and Cu evenly. However, in the gas (lower electric field), the heavier atoms are less effected by light sputter gas. The light Al can gain enough energy to be above it s evaporation temperature when it hits the wafer. Thus, the Cu sticks, but the Al does not. The target material must be tailored to the sputter conditions to get the desired film composition!

Film stress: Film stress can result in wafer bowing (problems with lithography), film cracking or peeling. There is 2 kinds of films stress: 1.) Extrinsic Stress (forces acting on the wafer due to sources external to the deposited film) Example: Thermal induced stress: Stress thermal mismatch Youngs Modulus of film 1 ( Poissons' s Ratio of film) where is the thermal expansion coefficient [1/degree]. Stress 2 ED t( 1 v) 3R 2 T deposition T room ( ) dt 2.) Intrinsic Stress (forces acting on the wafer due to sources internal to the deposited film) These can be differences in atomic spacing, variations in grain orientation or size, grain growth during deposition, and even implanted or trapped gaseous impurities such as argon. These depend strongly on the deposition conditions. Both of these stresses can lead to a bowed wafer with deflection defined in figure 12-28. Where E is the films Youngs modulus, is the films Poisson ratio, D is the wafer thickness, t is the film thickness, R is the radius of the wafer bow. Sputtering Details film wafer

Self Aligned Process Sputtering Details Self aligned Gate Process See figure Sze 9-6

Sputtering Details Multi-Level Metalization Verbally Discuss Damascene with aid of Added Slides. Multi-level Metallization See figure Sze 9-17

Intel Xeon E3-130V2 General Structure A closer TEM image (Fig. 4) shows the lower metal stack and a pair of multi-fin NMOS and PMOS transistors. This section is parallel to the gate, across the fins, and we can see the contact trenches and metal levels M1 up to M5. We have to digress here a little to explain what we re looking at. A typical TEM sample is 80 100 nm thick, to be thin enough to be transparent to the electron beam and at the same time have enough physical rigidity so that it does not bend or fall apart. Here we are trying to image structures in a die with a gate length of less than 30 nm; so if we make a sample parallel to the gate, and if the sample is aligned perfectly along the centre of the gate, then it will contain the gate plus at least part of the source/drain (S/D) silicon and contacts on either side.

TEM Image of Lower Metals and NMOS and PMOS (right) Transistors That is what we see above I have labeled the gate and contact stripes, and we have PMOS on the right and NMOS on the left. The tungstenfilled contacts obscure parts of the gate, but we can clearly see that the PMOS S/D fins have epitaxial growth on them, and the fins have an unexpected slope a little different from Intel s tri-gate schematic shown last year