Microstructures using RF sputtered PSG film as a sacrificial layer in surface micromachining

Similar documents
RF sputtering: A viable tool for MEMS fabrication

MEMS prototyping using RF sputtered films

ECSE-6300 IC Fabrication Laboratory Lecture 4: Dielectrics and Poly-Si Deposition. Lecture Outline

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Today s Class. Materials for MEMS

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Surface Micromachining

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Surface micromachining and Process flow part 1

Chapter 7 Polysilicon and Dielectric Film Deposition

PECVD SiO 2 SACRIFICIAL LAYERS FOR FABRICATION OF FREE - STANDING POLYSILICON FILAMENTS

Low Temperature Dielectric Deposition for Via-Reveal Passivation.

Chapter 2 OVERVIEW OF MEMS

Lecture #18 Fabrication OUTLINE

A Functional Micro-Solid Oxide Fuel Cell with. Nanometer Freestanding Electrolyte

Institute of Solid State Physics. Technische Universität Graz. Deposition. Franssila: Chapters 5 & 6. Peter Hadley

IC/MEMS Fabrication - Outline. Fabrication

Proceedings Post Fabrication Processing of Foundry MEMS Structures Exhibiting Large, Out-of-Plane Deflections

FESEM Analysis of BPSG Films After Reflow

Physical Vapor Deposition (PVD) Zheng Yang

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

Chapter 3 Silicon Device Fabrication Technology

Chemical Vapor Deposition

Cambridge University Press A Guide to Hands-on MEMS Design and Prototyping Joel A. Kubby Excerpt More information.

EE C245 ME C218 Introduction to MEMS Design Fall 2011

Silicon nitride deposited by ECR CVD at room temperature for LOCOS isolation technology

Residual stress analysis of SiO films deposited by

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

Mostafa Soliman, Ph.D. May 5 th 2014

Review of CMOS Processing Technology

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Knowledge Probe Deposition PK Activities. Participant Guide

Dr. Lynn Fuller Webpage:

Surface Micromachining

STUDY OF INFLUENCE OF IN SITU CLEANING PROCESS ON THE QUALITY OF PECVD SiO 2 / LPCVD POLYSILICON INTERFACE

2. Fabrication techniques. KNU Seminar Course 2015 Robert Mroczyński

Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications

Welcome MNT Conference 1 Albuquerque, NM - May 2010

Chapter 2. Density 2.65 g/cm 3 Melting point Young s modulus Tensile strength Thermal conductivity Dielectric constant 3.

Plasma-Enhanced Chemical Vapor Deposition

Low-temperature, Simple and Fast Integration Technique of Microfluidic Chips by using a UV-curable Adhesive

EE BACKEND TECHNOLOGY - Chapter 11. Introduction

Semiconductor Device Fabrication

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Etching Mask Properties of Diamond-Like Carbon Films

Doping and Oxidation

Deposition and characterization of sputtered ZnO films

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Chapter 4. UEEP2613 Microelectronic Fabrication. Oxidation

FABRICATION PROCESSES FOR MAGNETIC MICROACTUATORS WITH POLYSILICON FLEXURES. Jack W. Judy and Richard S. Muller

Poly-SiGe MEMS actuators for adaptive optics

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Microelectronic Device Instructional Laboratory. Table of Contents

4/10/2012. Introduction to Microfabrication. Fabrication

200mm Next Generation MEMS Technology update. Florent Ducrot

A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process

Lecture 10: MultiUser MEMS Process (MUMPS)

EECS130 Integrated Circuit Devices

Procese de depunere in sistemul Plasma Enhanced Chemical Vapor Deposition (PECVD)

Micro-Scale Engineering I Microelectromechanical Systems (MEMS) Y. C. Lee

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Czochralski Crystal Growth

INF5490 RF MEMS. LN02: MEMS Fabrication. Spring 2012, Oddvar Søråsen Department of Informatics, UoO

Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

Thomas M. Adams Richard A. Layton. Introductory MEMS. Fabrication and Applications. Springer

Process Flow in Cross Sections

Visualization and Control of Particulate Contamination Phenomena in a Plasma Enhanced CVD Reactor

Be careful what you wish for

Micromachining AMT 2505

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

Device Fabrication: CVD and Dielectric Thin Film

SURFACE MICROMACHINING

Method to obtain TEOS PECVD Silicon Oxide Thick Layers for Optoelectronics devices Application

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

5.8 Diaphragm Uniaxial Optical Accelerometer

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

1 MARCH 2017 FILM DEPOSITION NANOTECHNOLOGY

MEMS II: January 23. Lab 1: Pop-up mirror - PolyMUMPS - Thermal actuators - Mirror CoventorWare

Lect. 2: Basics of Si Technology

Structural changes of polycrystalline silicon layers during high temperature annealing

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

Lecture 10. Metallization / Back-end technology (BEOL)

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

Influence of Underlayer on Crystallography and Roughness of Aluminum Nitride Thin Film Reactively Sputtered by Ion-Beam Kaufman Source

6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term Solution to Problem Set 2 (16 pts)

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

Regents of the University of California

Polycrystalline Silicon Produced by Joule-Heating Induced Crystallization

3.155J / 6.152J MICROELECTRONICS PROCESSING TECHNOLOGY TAKE-HOME QUIZ FALL TERM 2003

Lecture 8. Deposition of dielectrics and metal gate stacks (CVD, ALD)

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Thin. Smooth. Diamond.

Thin. Smooth. Diamond.

Chapter 4 : ULSI Process Integration (0.18 m CMOS Process)

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

Nanoelectronics Fabrication Facility

ME 189 Microsystems Design and Manufacture. Chapter 9. Micromanufacturing

Transcription:

Sādhanā Vol. 34, Part 4, August 2009, pp. 557 562. Printed in India Microstructures using RF sputtered PSG film as a sacrificial layer in surface micromachining VIVEKANAND BHATT 1,, SUDHIR CHANDRA 1 and CHATAR SINGH 2 1 Centre for Applied Research in Electronics (CARE), 2 Textile Technology, Indian Institute of Technology Delhi, New Delhi 110 016 e-mail: vivekanand iitd@yahoo.com Abstract. In this paper, we explore RF magnetron sputtered Phosphor silicate glass (PSG) film as a sacrificial layer in surface micromachining technology. For this purpose, a 76 mm diameter target of phosphorus-doped silicon dioxide was prepared by conventional solid-state reaction route using P 2 O 5 and SiO 2 powders. The PSG films were prepared in a RF (13 56 MHz) magnetron sputtering system at 300 watt RF power, 20 mtorr pressure and 45 mm target-to-substrate spacing without external substrate heating. Microstructures of sputtered silicon dioxide film were fabricated using sputtered PSG film as sacrificial layer in surface micromachining process. Keywords. RF sputtering; sputtered PSG film; microstructures; surface micromachining. 1. Introduction Phospho-silicate-glass (PSG) films have a variety of applications in the fabrication of microelectronic devices and Microelectromechanical System (MEMS). In microelectronic industry, the PSG films have been used in the fabrication of bipolar and metal-oxide-semiconductor (MOS) devices as interlevel and intermetal dielectric films for multilevel interconnections (Kern & Schnable 1982; Sze 1988). These films are also used for surface passivation and improving the metal layer step coverage in device fabrication (Sze 1988; Takamatsu et al 1984). In MEMS, PSG films have been reported to be one of the most suitable materials for sacrificial layer because of its high etch rate. Atmospheric Pressure Chemical Vapor Deposition (APCVD) (Kern & Schnable 1982), Low Pressure Chemical Vapor Deposition (LPCVD) (Levin & Adams 1982) and Plasma Enhanced Chemical Vapor Deposition (PECVD) (Pillote et al 1993) are commonly used techniques for preparing PSG films. All the three processes commonly use silane or TEOS (for source of silicon) and phosphine (for source of phosphorus) as precursor for the chemical reaction. Silane and phosphine gases are very toxic requiring very elaborate safety measures. Also, all these deposition process are carried out at relatively high temperatures. For correspondence 557

558 Vivekanand Bhatt, Sudhir Chandra and Chatar Singh In the present work, we report RF magnetron sputtered PSG films as a sacrificial layer for MEMS. The RF sputtering has some advantages over CVD techniques as no toxic and pyrophoric gases (SiH 4, PH 3, etc.) are involved in the deposition process. Also RF sputtering is a low temperature process. The right combination of the structural and sacrificial layer material and sacrificial layer etching are some of the important issues in surface micromachining technology (Ristic 1994). For fabricating large-sized free-standing structures, it is a requirement that the etch rate of the sacrificial layer be very high and the etching selectivity with respect to the structural layer should also be very large (Gad-el-Hak 2002). As reported in the literature, CVD deposited PSG films is the most suitable material for sacrificial layer because of its high etch rate. Due to the above-mentioned advantages of RF sputtering over CVD process, we have explored the RF sputtered PSG film as a sacrificial layer in surface micromachining technology. To demonstrate the process compatibility, micro-cantilevers of RF sputtered silicon dioxide/silicon nitride were fabricated using RF sputtered PSG as a sacrificial layer in surface micromachining. 2. Experimental work A target of silicon dioxide mixed with phosphorus was prepared in-house for depositing the PSG films by RF sputtering process and the phosphorus concentration was estimated in the PSG films (Chandra & Bhatt 2006). The deposition of PSG (sacrificial layer) and SiO 2 (structural layer) films was carried out using RF (13 56 MHz) magnetron/diode sputtering process respectively in sputter-up configuration (Alcatel QM-311). The deposition parameters for both the films are listed in table 1. No external substrate heating was used during PSG and SiO 2 film deposition. The deposition rates were obtained by measuring the film thickness using a thin-film analyzer (Filmetrics F20). The deposition rate was obtained from the measured thickness and the deposition time. The temperature of the wafer surface was measured by cementing a thermocouple on its front-surface. The etch rate of the PSG films is an important parameters for its application in surface micromachining process. High etch rates are desired especially for releasing large-size microstructures. The etch rate of PSG film was measured in buffered HF. The residual stress in PSG and SiO 2 film is an important parameter when these are used for MEMS applications. This was estimated by measuring the change in the radius of curvature of the wafer, before and after deposition, using 500 TC temperature controlled film stress measurement system (FSM Frontier Semiconductor). The substrate curvature method relies on the Stoney formula (Ohring 2002) relating the average stress of the film to the Table 1. Deposition parameters for RF sputtered SiO 2 and PSG films. SiO 2 film PSG film Base vacuum 2 10 6 Torr 2 10 6 Torr Target 3-inch diameter, circular, SiO 2 3-inch diameter, circular, PSG Sputtering gas Ar Ar Sputtering pressure 5 mtorr 20 mtorr Sputtering power 300 watt 300 watt Substrate-target distance 45 mm 45 mm Deposition rate 120 Å/min 325 Å/min

Microstructures using RF sputtered PSG 559 substrate curvature under the assumption that the film is much thinner than the underlying substrate. The stress (σ f ) in a thin film of thickness d f can be expressed as E s d 2 ( s 1 σ f = 1 ), (1) 6(1 ν s )d f R f R 0 where E s,ν s and d s are Young s modulus, Poisson ratio and thickness of the substrate, respectively and R 0 and R f are the radii of substrate curvature before and after film deposition. The surface roughness of the PSG films before and after CMP was measured using an atomic force microscope (Nanoscope III A, Digital Instruments). MEMS structures such as microcantilever and micro-bridge were fabricated using RF sputtered silicon dioxide as a structural material and RF sputtered PSG as a sacrificial layer. A two-mask process was followed for this purpose. Figure 1 shows the schematic illustration of the process sequence. First, PSG of four-micron thickness was deposited on (100) silicon wafer by RF sputtering. The PSG is then patterned using photolithography process. After this step, the silicon dioxide of two- Figure 1. Schematic process sequence for fabricating SiO 2 micro-cantilever beam using RF sputtered PSG as a sacrificial layer by surface micromachining process.

560 Vivekanand Bhatt, Sudhir Chandra and Chatar Singh Figure 2. (CMP). AFM image for (a) as deposited PSG film and (b) after chemical mechanical polishing micron thickness was deposited at 300 W RF power and 5 mtorr pressure for microstructure realization. The next masking step is carried out to define the microstructures and the silicon dioxide is etched out in buffered hydrofluoric acid (BHF). Finally, the sacrificial layer is removed in BHF. It takes about 10 minutes to release the cantilevers of 20 μm width and 50 μm length. Following the PSG etch, the samples were rinsed in two successive DI water bath, followed by 10 min rinse in acetone and 10 min in surface tension weakening solution (methanol) and finally dried under an IR lamp. 3. Results and discussion Sputtered silicon dioxide film, which is explored as a structural layer material in the present work, was deposited at 5 mtorr pressure and 300 watt power (in the RF diode configuration) and the deposition rate was measured to be 120 Å/min. As mentioned earlier, the PSG films

Microstructures using RF sputtered PSG 561 Figure 3. SEM photograph of RF sputtered SiO 2 (a) microcantilever beam and (b) an array of cantilever beam using RF sputtered PSG as a sacrificial layer fabricated by surface micromachining technology. were deposited in magnetron mode at 20 mtorr pressure, 300 watt power, and 45 mm separation between the target and the substrate. The deposition rate under these conditions was measured to be 325 Å/min. The maximum temperature of the substrate during the deposition of PSG and SiO 2 was measured to be 120 ± 5 C and 280 ± 5 C respectively for the above mentioned deposition parameters. For releasing large-sized structures in reasonable time, sacrificial layer etch-rate is desired to be high. The PSG film deposited at 300 watt RF power and 20 mtorr pressure was found to have reasonably high etch-rate (4 micron/min) in BHF solution. This high etch rate of the RF sputtered PSG film in BHF makes this a suitable material for sacrificial layer in MEMS fabrication. PSG film deposited at 20 mtorr pressure and 300 watt RF power shows compressive stress and its value was measured to be 2 MPa. Residual stress in SiO 2 films is

562 Vivekanand Bhatt, Sudhir Chandra and Chatar Singh of utmost importance as these films are used as a structural layer. Higher stress can create upward or downward bending in the beams. SiO 2 film deposited at 5 mtorr pressure and 300 watt RF power shows compressive stress and its value was measured to be about 90 MPa. Figures 2a and b show the AFM of PSG film before and after chemical mechanical polishing (CMP). Figure 3 shows the SEM photograph of silicon dioxide cantilever beam formed using sputtered PSG film as sacrificial layer. 4. Conclusions RF magnetron sputtered PSG films have been successfully demonstrated as a sacrificial layer in surface micromachining technology. For this purpose, a target was prepared by solid-state reaction route. The etch rate of the PSG film deposited at 20 mtorr pressure and 300 watt RF power in buffered HF was found to be about 30 times higher ( 4 μm/min) as compared to that of thermal oxide. This adequately meets the requirement of sacrificial layer in surface micromachining technology. References Chandra S, Bhatt V 2006 Proceedings of the SPIE 6415: 64151H 1 9 Gad-el-Hak M 2002 The MEMS Handbook (USA: CRC Press) Kern W, Schnable G L 1982 Chemically vapor-deposited borophosphosilicate glasses for silicon device applications. RCA Rev. 43: 423 Levin R M, Adams A C 1982 Low pressure deposition of phosphosilicate glass films. J. Electrochem. Soc. 129: 1588 1592 Ohring M 2002 The material science of thin film, deposition and structure. Mechanical properties of thin films. Second ed. (New York: Academic Press) Pillote C L, Shemansky F A, Cale T S, Raupp G B 1993 Characterization of phosphosilicate glass films obtained using plasma-enhanced chemical vapor deposition from tetraethylorthosilicate and trimethylphosphite. Thin Solid Films 236: 287 293 Ristic L 1994 Sensor Technology and Devices (MA: Artech House, Inc.) Sze S M, 1988 VLSI Technology, (New York: McGraw-Hill Book Company) Takamatsu A, Shibata M, Sakai H, Yoshimi T 1984 Plasma-activated deposition and properties of phosphosilicate glass film. J. Electrochem. Soc. 131: 1865 1870