Status Report: Optimization and Layout Design of AGIPD Sensor

Similar documents
Sensor Acceptance and Quality Control

microstrip detectors with radiation hard p-spray, p insulations

EE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #9

THERMAL OXIDATION - Chapter 6 Basic Concepts

First 50mm thick LGAD fabrication at CNM for the HGTD and CT-PPS

Silicon Wafer Processing PAKAGING AND TEST

EE 560 FABRICATION OF MOS CIRCUITS. Kenneth R. Laker, University of Pennsylvania

EE 143 CMOS Process Flow

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Crystalline Silicon Solar Cells With Two Different Metals. Toshiyuki Sameshima*, Kazuya Kogure, and Masahiko Hasumi

IMEC, LEUVEN, BELGIUM, 2 KU LEUVEN, BELGIUM, 3 U HASSELT, BELGIUM

Isolation Technology. Dr. Lynn Fuller

Development of Silicon Pad and Strip Detector in High Energy Physics

EE THERMAL OXIDATION - Chapter 6. Basic Concepts

TWO-DIMENSIONAL MODELING OF EWT MULTICRYSTALLINE SILICON SOLAR CELLS AND COMPARISON WITH THE IBC SOLAR CELL

Fairchild Semiconductor Application Note June 1983 Revised March 2003

3.155J / 6.152J MICROELECTRONICS PROCESSING TECHNOLOGY TAKE-HOME QUIZ FALL TERM 2003

EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:

Increased Efficiency and Improved Reliability in ORing functions using Trench Schottky Technology

Problem 1 Lab Questions ( 20 points total)

Influence of Oxide Layer Thickness and Silicon Carbide (SiC) Polytype on SiC MOS Capacitor Hydrogen Sensor Performance

SiC high voltage device development

Effect of grain boundaries on photovoltaic properties of PX-GaAs films

Semiconductor Very Basics

EE-612: Lecture 28: Overview of SOI Technology

Development of High Voltage Silicon Carbide MOSFET Devices in KERI

Layout-related stress effects on TID-induced leakage current

Process Flow in Cross Sections

BUSFET - A Novel Radiation-Hardened

Characteristics of HfO 2 pmosfet with Ultrashallow Junction Prepared by Plasma Doping and Laser Annealing

R Sensor resistance (Ω) ρ Specific resistivity of bulk Silicon (Ω cm) d Diameter of measuring point (cm)

Chapter 3 Silicon Device Fabrication Technology

Carbon Nanotube Imperfection-Immune Digital VLSI

Crystalline Silicon Technologies

Process Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow

EE 434 Lecture 9. IC Fabrication Technology

Interface Structure and Charge Trapping in HfO 2 -based MOSFETS

Implant Metrology for Bonded SOI Wafers Using a Surface Photo-Voltage Technique

Focused helium-ion beam irradiation effects on electrical transport

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

ECSE-6300 IC Fabrication Laboratory Lecture 2 Thermal Oxidation. Introduction: Oxide

A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process

Effect of grain size on the mobility and transfer characteristics of polysilicon thin-film transistors

Process Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut

MOLYBDENUM AS A GATE ELECTRODE FOR DEEP SUB-MICRON CMOS TECHNOLOGY

Localized laser doped contacts for silicon solar cells: characterization and efficiency potential

EECS130 Integrated Circuit Devices

Novel methods to reduce leakage current in Si PIN photodiodes designed and fabricated with different dielectrics

Munira Raja. Organic Electronics Group Department of Electrical Engineering & Electronics.

X-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition

Study of a Thermal Annealing Approach for Very High Total Dose Environments

Design Consideration and Effect of Parameter Variation on sub-40nm Bulk MOSFET using TCAD Tool

1. Introduction. What is implantation? Advantages

Radiation Characteristics of L2 Prototypes for D0 Run2b Upgrade

Manufacturing Process

CMOS FABRICATION. n WELL PROCESS

Blisters formation mechanism during High Dose Implanted Resist Stripping

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

566 Zheng Zhong-Shan et al Vol Device and experiment First, standard SIMOX (separation-by-implantedoxygen) wafers were formed through implanting

Light Emission Analysis of Trench Gate Oxides of Power Devices

Dark current measurements of diodes on two SLID test wafers

Czochralski Crystal Growth

MOSFET. n+ poly Si. p- substrate

Challenges of Silicon Carbide MOS Devices

Redox-Active Molecular Flash Memory for On-Chip Memory

Semiconductor Devices

Measuring of doping profiles with Spreading Resistance Profiling. Wolfgang Treberspurg (HEPHY Vienna)

Doping and Oxidation

Section 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

Vertical high voltage devices on thick SOI with back-end trench formation

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 55, NO. 4, AUGUST

Growth of Gate Oxides on 4H SiC by NO at Low Partial Pressures

Epi Replacement and up to 30% Process Simplification in a CMOS Foundry Environment Using the BILLI Structure

Isolation of elements

Application Information Guidelines for Designing a Concentrator for High-Current Sensing Applications with an Allegro Hall-Effect Sensor IC

REAR SURFACE PASSIVATION OF INTERDIGITATED BACK CONTACT SILICON HETEROJUNCTION SOLAR CELL AND 2D SIMULATION STUDY

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

Is Now Part of To learn more about ON Semiconductor, please visit our website at

N-PERT BACK JUNCTION SOLAR CELLS: AN OPTION FOR THE NEXT INDUSTRIAL TECHNOLOGY GENERATION?

Quarterly Report EPRI Agreement W

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

Available online at ScienceDirect. Energy Procedia 92 (2016 )

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Semiconductor Technology

Development and modeling of a low temperature thin-film CMOS on glass

CMOS Processing Technology

CMOS Processing Technology

Behavior and effects of fluorine in annealed n polycrystalline silicon layers on silicon wafers

Microfabrication of Integrated Circuits

EE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1

Effect of annealing temperature on the electrical properties of HfAlO thin films. Chun Lia, Zhiwei Heb*

Complexity of IC Metallization. Early 21 st Century IC Technology

Project III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS

Quantitative assessment of the local leakage current in PV modules for degradation prediction

ECE520 VLSI Design. Lecture 7: CMOS Manufacturing Process. Payman Zarkesh-Ha

Transcription:

Status Report: Optimization and Layout Design of AGIPD Sensor Joern Schwandt, Jiaguo Zhang and Robert Klanner Institute for Experimental Physics, Hamburg University Jiaguo Zhang, Hamburg University 10th AGIPD Meeting @ PSI 2012

Outline Effects of X-ray radiation damage on silicon sensor Optimization of pixel layout Optimization of guard ring layout Open questions Conclusions Jiaguo Zhang, Hamburg University 2 10th AGIPD Meeting @ PSI 2012

Effects of X-ray radiation damage on silicon sensors Pixel layout: Jiaguo Zhang, Hamburg University 3 10th AGIPD Meeting @ PSI 2012

Effects of X-ray radiation damage on silicon sensors What are the problems for X-ray radiation hard pixel sensors: Breakdown (high electric field) accumulation layer (oxide charges + interface traps) Inter-pixel capacitance accumulation layer Increase of depletion voltage accumulation layer Surface current traps at the depleted Si-SiO 2 interface gap High electric field Surface current Jiaguo Zhang, Hamburg University 4 10th AGIPD Meeting @ PSI 2012

N ox used in TCAD simulations Parameters related to X-ray induced radiation damage (new measurements 2012): oxide charge density N ox ~ compatible with previous measurements surface recombination velocity S 0 = I surface /(q 0 n i A gate ) values used in simulation before irradiation before irradiation as irradiated after 10min@80 o C N ox used in TCAD simulations: 1 10 11 cm -2 0 kgy 1 10 12 cm -2 10 kgy 3 10 12 cm -2 100 MGy Characterized test structures: CiS, <100>, DOFZ, 330 nm SiO 2 + 50 nm Si 3 N 4, doping: 7.6 10 11 cm -3 CiS, <111>, DOFZ, 360 nm SiO 2 + 50 nm Si 3 N 4, doping: 1.1 10 12 cm -3 CiS, <111>, Epitaxial, 335 nm SiO 2, doping: 7.8 10 13 cm -3 Hamamatsu, <100?>, 700 nm SiO 2, doping: 9.0 10 11 cm -3 Jiaguo Zhang, Hamburg University 5 10th AGIPD Meeting @ PSI 2012

S 0 used in TCAD simulations Parameters related to X-ray induced radiation damage: oxide charge density N ox surface recombination velocity S 0 = I surface /(q 0 n i A gate ) (for T = 20 o C; I ~ T 2 e -0.6eV/kT ) values used in simulation before irradiation as irradiated before irradiation after 10min@80 o C S o used in TCAD simulations: 8 cm/s 10 na/cm 2 0 kgy 1400 cm/s 2.0µA/cm 2 10 kgy 6020 cm/s 9.0µA/cm 2 5 MGy Characterized test structures: CiS, <100>, DOFZ, 330 nm SiO 2 + 50 nm Si 3 N 4, doping: 7.6 10 11 cm -3 CiS, <111>, DOFZ, 360 nm SiO 2 + 50 nm Si 3 N 4, doping: 1.1 10 12 cm -3 CiS, <111>, Epitaxial, 335 nm SiO 2, doping: 7.8 10 13 cm -3 Hamamatsu, <100?>, 700 nm SiO 2, doping: 9.0 10 11 cm -3 Jiaguo Zhang, Hamburg University 6 10th AGIPD Meeting @ PSI 2012

Pixel optimization: strategy Strategy of pixel optimization (2D strip sensor calculation used): Optimize oxide thickness, Al overhang, gap and implantation depth with respect to breakdown voltage, dark current and capacitance Simple extrapolation to 3D numbers Check breakdown voltage + dark current with 3D simulation (only 1/4 pixel due to number of nodes) Jiaguo Zhang, Hamburg University 7 10th AGIPD Meeting @ PSI 2012

Pixel optimization: oxide thickness + junction depth Optimization of oxide thickness (200 nm vs. 300 nm): Assumption: same value of N ox and S 0 for 200 nm and 300 nm thick SiO 2 Geometry: gap 20µm, overhang 5µm, junction depth 1.2 and 2.4µm, oxide thickness 200 and 300 nm All plots show current/pixel! break down @ 494 V N ox = 3 10 12 cm -2 Nox = 1 10 12 cm -2 N ox = 3 10 12 cm -2 Nox = 1 10 12 cm -2 N ox = 1 10 11 cm -2 N ox = 1 10 11 cm -2 Solid line: 300 nm Dashed line: 200 nm Solid line: 300 nm Dashed line: 200 nm For thinner oxide, the region under the metal depletes at lower voltages Thinner oxide: lower max. lateral field strength in Si and V bd > 1000 V Maximum breakdown voltage: thinner oxide + deeper junction Jiaguo Zhang, Hamburg University 8 10th AGIPD Meeting @ PSI 2012

Pixel optimization: overhang Optimization of Al metal overhang: Geometry: gap 20µm, overhang 2.5 and 5µm, junction depth 1.2µm, oxide thickness 300 nm All plots show current/pixel! Solid line: 5 µm overhang Dashed line: 2.5 µm overhang 5 µm overhang 2.5 µm overhang For irradiated sensor: I surface W dep ( = gap W acc ) Larger overhang larger current (depleted interface extended to the edge of overhang) For an oxide charge density N ox = 3 10 12 cm -2, breakdown@494 V for both overhang values Overhang > 2.5µm, no differences in affecting breakdown behavior (above 5µm for tolerance) Jiaguo Zhang, Hamburg University 9 10th AGIPD Meeting @ PSI 2012

Pixel optimization: gap (2D scaled to 3D) Optimization of gap between p + implants of neighboring pixels: Geometry: gap 20, 30 and 40µm, overhang 5µm, junction depth 2.4µm, oxide thickness 300 nm Plot shows current/pixel! 40 µm gap 30 µm gap 20 µm gap Solid line: 2.8 10 12 cm -2 Dashed line: 1.3 10 12 cm -2 No breakdown up to 1000 V for 2.4µm deep junction Jiaguo Zhang, Hamburg University 10 10th AGIPD Meeting @ PSI 2012

Pixel optimization: gap (2D scaled to 3D) Inter-pixel capacitance C int : Geometry: gap 20 and 30µm, overhang 5µm, junction depth 2.4µm, oxide thickness 200 and 300 nm Plots show capacitance/pixel! N ox = 3 10 12 cm -2 N ox = 3 10 12 cm -2 N ox = 1 10 12 cm -2 N ox = 1 10 12 cm -2 N ox = 1 10 11 cm -2 N ox = 1 10 11 cm -2 Voltage dependence of inter-pixel capacitance due to the change of width of accumulation layer specification < 0.5 pf/pixel gap 20 µm 30 µm oxide thickness 200 nm 300 nm 200 nm 300 nm C int (N ox = 1 10 11 cm -2 ) 98 ff 97 ff 77 ff 73 ff C int (N ox = 1 10 12 cm -2 ) 120 ff 123 ff 93 ff 93 ff C int (N ox = 3 10 12 cm -2 ) 346 ff 286 ff 178 ff 218 ff C int @ 500 V Jiaguo Zhang, Hamburg University 11 10th AGIPD Meeting @ PSI 2012

Pixel optimization: 2D vs. 3D From 2D to 3D simulation: 3D geometry: gap 20µm, overhang 5µm, junction depth 1.5µm, oxide thickness 300 nm radius of pixel corner 5µm (for simulation changed to 10µm) All plots show current/pixel! Solid line: 2D Dashed line: 3D Solid line: 2D Dashed line: 3D Qualitatively similar results for 2D and 3D geometry Different voltage dependence for 3D: interface below Al depletes at lower voltages Jiaguo Zhang, Hamburg University 12 10th AGIPD Meeting @ PSI 2012

Problems: Guard ring optimization: strategy Same as for the pixels (i.e. high field, surface current ), plus 1000 V drop over 1.2 mm for doses between 0 and 1 GGy Zero electric field (not depleted bulk) at sensor edge Strategy of optimization (GR = guard ring): 1. 0 GR: optimize breakdown voltage (V bd ) vs. junction depth, oxide thickness and metal overhang V bd ~ 70 V 2. 1 GR: verify parameters and V bd from 0 guard ring optimization; determine distance CCR to GR for 1000 V 15 GRs 3. Choose metal overhang and distance between GRs to achieve equal voltage drop between GRs 4. Check dependence of CCR current and breakdown voltage on design parameters last pixel CCR no guard ring last pixel CCR floating guard rings accumulation layer 1.2 mm accumulation layer 1.2 mm physical edge physical edge Jiaguo Zhang, Hamburg University 13 10th AGIPD Meeting @ PSI 2012

Guard ring optimization: 0 GR Optimization of SiO 2 thickness and junction depth for 0 GR: Geometry: Al overhang 5µm, CCR implant width 20µm (for simulation changed to 90µm) CCR Current vs. Voltage N ox = 3 10 12 cm -2 N ox = 1 10 12 cm -2 N ox = 1 10 11 cm -2 *simulated with 10 nm step up to 330 nm For N ox < 1 10 12 cm -2, thicker oxide (i.e. 500 nm) better V bd = 70 V For N ox = 3 10 12 cm -2, optimum value: 230 nm (1.2µm junction), 270 nm (2.4µm junction) ~ 250 nm SiO 2 thickness and 2.4µm junction depth optimized for high doses Al overhang > ~ 3µm choose 5µm for tolerances (optimization not shown here; Al overhang only towards sensor edge important) Jiaguo Zhang, Hamburg University 14 10th AGIPD Meeting @ PSI 2012

Optimized design (CCR with 15 floating GRs): Break down voltage for 1 ring with N ox = 3 10 12 cm -2 : ~ 70 V Ideally 16 rings (1 CCR + 15 g.r.) needed for 1000 V (16 70 V = 1120 V) Geometry of guard ring structure: - Gap pixel to CCR: 20 µm - Width implantation window CCR: 90 µm - Al overhang CCR: 5 µm - Gap CCR to 1st guard ring (GR): 12 µm - Width of implantation window GR 25 µm Al overhang left (towards pixel) of GR 1, 2, 15: 2, 3, 16 µm Al overhang right (away from pixel) of GR 1 15: 5 µm Gap between GR 1-2, 2-3, 14-15: 12, 13.5, 33 µm Bulk resistivity: - 5.1 kω cm (and 3, 8 kω cm to check effects of possible range) p + implantation: - 5 10 15 cm 2 B, junction depth: 2.4 µm, lateral extension: 2 µm - (5 10 15 cm 2 B@70 kev through 200 nm SiO2; 4h @ 1025 C) Oxide and passivation: - SiO2 field thickness: 250 nm - Oxide charge before irradiation: 5.0 10 10 cm 2 - Oxide charge after irradiation: 3.0 10 12 cm 2 - Surface current density before irradiation: 10 na/cm 2 - Surface current density after irradiation: 9 µa/cm 2 - Si 3 N 4 : not simulated - Passivation: not simulated - Neumann boundary conditions on top of oxide Guard ring optimization: results line for 2D simulation line for quasi 3D simulation Sensor edge after cutting Jiaguo Zhang, Hamburg University 15 10th AGIPD Meeting @ PSI 2012

Guard ring optimization: verification CCR current for optimized design: From 2D, no break down up to 1000 V for N ox = 3 10 12 cm -2 Quasi 3D (r, z) shows a breakdown voltage of about 900 V CCR Current vs. Voltage (2.4 µm junction, 2D) CCR Current vs. Voltage (2.4 µm junction, quasi 3D) V bd ~ 900 V (1/256000) CCR edge current (1/2π) CCR corner current 2.4µm (deeper) junction is possible to achieve high breakdown voltage! - breakdown voltage at corners ~ 900 V for N ox = 3 10 12 cm -2 - total current ~ 10µA = 3µA (CCR) + 7µA (pixels) at 900 V for N ox = 3 10 12 cm -2 Jiaguo Zhang, Hamburg University 16 10th AGIPD Meeting @ PSI 2012

Guard ring optimization: verification CCR current for 1.2µm junction depth: CCR Current vs. Voltage (1.2 µm junction) in 2D CCR Current vs. Voltage (1.2 µm junction) in quasi 3D V bd ~ 550 V (1/256000) CCR edge current (1/2π) CCR corner current 2D: breakdown voltage < 1000 V for N ox > 1 10 12 cm -2 3D: breakdown voltage ~ 550 V for high dose Breakdown voltage for 1.2µm junction: V bd ~ 550 V for N ox = 2 10 12 cm -2 V bd ~ 600 V for N ox = 3 10 12 cm -2 1.2µm junction can not achieve 900 V! (may depend on technology) Jiaguo Zhang, Hamburg University 17 10th AGIPD Meeting @ PSI 2012

Guard ring optimization: verification Effect of resistivity on depleted region close to the edge: High resistivity risk of depletion region touching the edge at low oxide charges Potential distribution at 880 V for resistivity 5.0 kω cm Potential distribution at 880 V for resistivity 10.0 kω cm sensor edge sensor edge depletion boundary depletion boundary N ox = 5 10 10 cm -2 N ox = 5 10 10 cm -2 Effect pronounced for high resistivity (low doping concentration) resistivity of 5.1 kω cm is OK (3.0-8.0) kω cm Jiaguo Zhang, Hamburg University 18 10th AGIPD Meeting @ PSI 2012

Open questions Factors, not considered, affecting the sensor performance: Are assumptions on technology correct? Si 3 N 4 layer on top of SiO 2 Final passivation boundary condition on sensor surface additional interface layer effect of operating environment of sensor Jiaguo Zhang, Hamburg University 19 10th AGIPD Meeting @ PSI 2012

Summary AGIPD sensor design based on: Radiation damage measurements Detailed TCAD simulations Are we ready to order??? Jiaguo Zhang, Hamburg University 20 10th AGIPD Meeting @ PSI 2012