Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Similar documents
VLSI Technology. By: Ajay Kumar Gautam

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

UNIT 4. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

EE6303 LINEAR INTEGRATED CIRCUITS AND APPLICATIONS 2 MARK QUESTIONS WITH ANSWERS UNIT I IC FABRICATION

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

Fabrication and Layout

VLSI Design and Simulation

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

The Physical Structure (NMOS)

Czochralski Crystal Growth

Fabrication Technology

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

This Appendix discusses the main IC fabrication processes.

Lecture 0: Introduction

Chapter 3 CMOS processing technology

INTEGRATED-CIRCUIT TECHNOLOGY

Doping and Oxidation

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

Chapter 4. UEEP2613 Microelectronic Fabrication. Oxidation

Chapter 3 Silicon Device Fabrication Technology

CMOS VLSI Design. Introduction. All materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN. Introduction

Graduate Student Presentations

VLSI Digital Systems Design

Process Flow in Cross Sections

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

FABRICATION of MOSFETs

EECS130 Integrated Circuit Devices

Department of Electrical Engineering. Jungli, Taiwan

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

CHAPTER - 4 CMOS PROCESSING TECHNOLOGY

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

Chapter 2 MOS Fabrication Technology

VLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1

LANDOLT-BÖRNSTEIN. Zahlenwerte und Funktionen aus Naturwissenschaften und Technik. Neue Serie. Gesamtherausgabe: K.-H. Hellwege O.

CS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

Isolation Technology. Dr. Lynn Fuller

Lect. 2: Basics of Si Technology

Instructor: Dr. M. Razaghi. Silicon Oxidation

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Lecture 1A: Manufacturing& Layout

VLSI Systems and Computer Architecture Lab

3.155J / 6.152J MICROELECTRONICS PROCESSING TECHNOLOGY TAKE-HOME QUIZ FALL TERM 2003

Lecture 22: Integrated circuit fabrication

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

PHYSICAL ELECTRONICS(ECE3540) Brook Abegaz, Tennessee Technological University, Fall 2013

Microfabrication of Integrated Circuits

CMOS FABRICATION. n WELL PROCESS

Review of CMOS Processing Technology

Complexity of IC Metallization. Early 21 st Century IC Technology

Chapter 2 Problems. The CMOS technology we need to realize is shown below, from Figure 1-34 in the text. S P + N P + N WELL P +

Fabrication Technology, Part I

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Chapter 2 Manufacturing Process

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Theory and Technology of Semiconductor Fabrication

Mikrosensorer. Microfabrication 1

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

Surface micromachining and Process flow part 1

Radiation Tolerant Isolation Technology

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

EE 434 Lecture 9. IC Fabrication Technology

EE 330 Lecture 9. IC Fabrication Technology Part 2

Silicon Wafer Processing PAKAGING AND TEST

PROCESSING OF INTEGRATED CIRCUITS

Today s Class. Materials for MEMS

Chapter 2 Crystal Growth and Wafer Preparation

Lecture #18 Fabrication OUTLINE

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Introduction to Micro/Nano Fabrication Techniques. Date: 2015/05/22 Dr. Yi-Chung Tung. Fabrication of Nanomaterials

MATTHEW A. WICKHAM 5th Year Microelectronic Engineering Student Rochester Institute of Technology ABSTRACT

Wafer (1A) Young Won Lim 4/30/13

3. Photolithography, patterning and doping techniques. KNU Seminar Course 2015 Robert Mroczyński

EE 560 FABRICATION OF MOS CIRCUITS. Kenneth R. Laker, University of Pennsylvania

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin

Isolation of elements

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems

Manufacturing Process

Process Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut

FUNDAMENTALS OF SEMICONDUCTOR PROCESSING TECHNOLOGY

Fabrication and Layout

EE 5611 Introduction to Microelectronic Technologies Fall Tuesday, September 04, 2012 Lecture 01

EE 5611 Introduction to Microelectronic Technologies Fall Tuesday, September 02, 2014 Lecture 01

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

Mostafa Soliman, Ph.D. May 5 th 2014

Transcription:

2014 Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Page1 Syllabus UNIT 1 Introduction to VLSI Technology: Classification of ICs, Scale of integration, semiconductor and hybrid ICs Features of ICs, CRYSTAL GROWTH: monolithic and hybrid ICs, crystal growth, Czochralski technique of crystal growth, wafer preparation and specifications, testing, measurements of parameters of crystals, Fabrication steps, OXIDATION: Theory of growth of Silicon di oxide layer, calculation of SiO 2 thickness and oxidation kinetics, Dry wet and high pressure oxidation, plasma oxidation, properties of oxidation, defects induced due to oxidation. UNIT 2 EPITAXIAL PROCESS: Epitaxy and its concept, Growth kinetics of epitaxy, epitaxial growth, Lowtemperature epitaxy, Si-epitaxy- growth chemistry of Si epitaxial layer, auto-doping apparatus for epitaxial layer, apparatus for epitaxy, MBE system DIFFUSION PROCESS: Diffusion models of solid, Fick s theory of diffusion, Solution of Fick`s law, diffusion parameters measurements schemes, ION IMPLANTATION: Scattering phenomenon, range theory, channeling, implantation damage, ionimplantation systems, Annealing UNIT 3 LITHOGRAPHY: photolithography and pattern transfer, Optical and non-optical lithography, electron, X-ray and ion-beam lithography, contact/proximity and projection printers, alignment. Photoresist and ETCHING: Types of photoresist, polymer and materials, Etching- Dry & Wet etching, basic regimes of plasma etching, reactive ion etching and its damages, lift-off, and sputter etching. UNIT 4 METALLIZATION: Applications and choices, physical vapor deposition, patterning, problem areas. VLSI PROCESS INTEGRATION: PMOS, NMOS and CMOS IC technology, MOS memory IC technology, bipolar IC fabrication. UNIT 5 ASSEMBLY TECHNIQUE AND PACKAGING: Package types, packaging design consideration, VLSI assembly technologies. YIELD AND RELIABILITY: Yield loss in VLSI, yield loss modeling, reliability requirements, accelerated testing. SUGGESTED BOOKS: 1. S.M. SZE/ VLSI Technology / M Hill. 2009/2 nd Edition 2. S. K. Gandhi/VLSI Fabrication Principles/Wiley/2 nd edition 3. S.A. Campbell / The Science and Engineering of Microelectronic Fabrication / Oxford 2008/2 nd edition 4. Sedra & Smith/ Microelectronic Circuits 2004/Oxford/5 th edition 5. James D. Plummer/ Silicon VLSI Technology: Fundamentals, Practice, and Modeling/Pearson/2 nd ed

Page2 Question Bank UNIT I Introduction to VLSI Technology 1) Explain basic differences between Bipolar and MOS Integrated Circuits. [UTU 2010] 2) What are the advantages of Integrated circuits over discrete component circuits? [UTU 2010] 3) Give the steps used in the fabrication of ICs in a block diagram representation. [UTU 2010] Crystal Growth 4) What are the various types of the defects in crystal structure, explain. 5) List the key steps involved in obtaining pure Silicon. Explain with block diagram. 6) Discuss different steps in preparing wafers from the raw silicon with help of block diagram. [UTU2012] 7) How do you obtain MGS form pure silicon? Give all the reactions that take place during the process. 8) Describe Cz process in detail with neat diagram. What is the Pull Rate in CZ technique? How the Pull Rate is controlled during the CZ crystal growth process? [UTU 2010], 9) What is CZ method? Explain along with its advantages and disadvantages. 10) Explain CVD process. Discuss its application. [UTU 2010] 11) A silicon ingot with 0.5x10 16 boron atoms/cm 3 is to be grown by Cz method. What should be the concentration of boron in the melt to obtain the required doping concentration? The segregation coefficient of the boron is 0.8., 12) A boron-doped crystal is measured at its seed end with a four-probe of spacing 1 mm. The (V/I) reading is 10 ohms. What is the resistivity at seed end? Oxidation 13) Why SiO 2 is an important component in electronics? 14) Explain the application of SiO 2 layer in IC fabrication. 15) Compare wet oxidation with dry oxidation. Why wet oxides are faster than dry oxides? 16) Why Oxidation is necessary in IC fabrication? Calculate the oxide thickness. Show that x 2 A / 2 A / 4B 1/2 t B 1 1, reduces to x ( t ) for short time and to x B( t ) for long A time, where x = oxide thickness. [UTU 2010] 17) Explain diffusion controlled case and reaction controlled case with the help of Deal Groove Model.

Page3 18) Derive the linear rate equation and parabolic rate equation for Si oxidation process. 19) Calculate the oxidation time required for the thermal oxidation of 100 A and 5000 A thickness at 1000 0 C. Note B = 5.2x10 5 A 2 /min and B/A = 111 A/min. 20) Describe two most common method used to measuring thermal oxide thickness.

Page4 UNIT II Epitaxial Process 21) What is the difference between pseudo homo epitaxy and hetero epitaxy? 22) What is Epitaxy? Discuss Molecular Beam Epitaxy technique in brief. What are the advantages of MBE over VPE? [UPTU 2007] 23) Explain MBE process in detail. 24) What do you mean by epitaxy? Explain vapor phase epitaxy with its basic transport process. 25) Explain the kinetics of Epitaxy. Calculate epitaxial layer thickness. What are the sources of silicon in VPE? 26) What do you mean by Reynolds number? How Reynolds number shows the flow of gas? 27) Why epitaxial layer of Si is necessary to grow? What are the functions of this layer in IC? [UTU 2010] 28) What is Autodoping? What are the disadvantages of Autodoping? How it can be minimized? Diffusion Process 29) Derive the diffusion equation. How the depth of diffusion is controlled during diffusion process? Give the solution of Fick s Law? [UTU 2010] 30) If the measured phosphorus profile is represented by a Gaussian function with a diffusivity D = 2.3x10-13 atoms/cm 2, the measured surface dose is 10 18 atoms/cm 2 and the measured junction depth is 1 µm at a surface concentration of 10 15 atoms/cm 3. Calculate the diffusion time. Ion Implantation 31) Describe a typical ion implanter. What are the advantages of ion implantation? 32) What is Ion Implantation? Explain the process with a neat diagram. [UTU 2010] 33) What do you mean by Annealing? Why it is required in IC fabrication process? 34) Compare ion implantation process with diffusion. 35) Explain the basic working principle of ion implantation process with all necessary equations. Compare between the diffusion and ion implantation process. 36) How the impurity concentration and junction depth are independently controlled in an ion implantation process? 37) State the final impurity distribution equation for two diffusion i.e., pre deposition followed by drive in diffusion. Give the examples of constant source and limited source diffusion.

Page5 UNIT III Lithography 38) What do you mean by photo-resist? Explain various types of photo-resist. 39) List the defects in pattern transfer. 40) List all process steps of pattern transfer with diagram. 41) What are PR materials? Describe all types of PR. What are the properties of PR? 42) Explain proximity printing and projection printing & compare these two. 43) List and compare different types of lithography techniques. [UPTU 2007] 44) Explain ion beam lithography process. 45) What are the requirements of a photoresist? Which photoresist is preferred for better resolution and why? [UPTU 2007], 46) Describe ion beam lithography in brief. [UPTU 2006] 47) Describe various printing techniques in lithography. Which one is better and why? 48) What is the difference between positive and negative photoresist? Which photoresist is preferred for better resolution and why? [UPTU 2006] 49) List and explain all the steps of pattern transfer using photo lithography process. 50) Explain X-Ray lithography process. How will you calculate the blur? 51) What is X-Ray lithography? Describe advantages and problem areas associated with X-Ray lithography. Etching 52) What is plasma? Draw an equivalent circuit for RF plasma discharge. [UPTU 2006] 53) Explain all properties of etchant. 54) What do you mean by etching process? Explain all the etching process in brief with neat diagram. 55) What is reactive ion etching? Describe its damages. [UPTU 2006] 56) Explain the kinetics of wet etching. How gold is etched? 57) Why higher degree of anisotropy is required in VLSI fabrication?

Page6 UNIT IV Metallization 58) Explain the metallization and describe the problems associated with this process. Explain dc sputtering method of metallization. 59) How the thickness of deposited film is measured? 60) Why Metallization is required? What advantages and applications it provide the ICs?[UTU 2010] 61) What do you mean by junction spiking? Suggest some solutions to remove junction spiking effects. 62) What is electromigration; suggest some solutions to get rid of the electromigration problem. VLSI Process Integration 63) With neat diagram explain fabrication process sequence for NMOS IC technology [UPTU 2006] 64) Why <100> orientation is preferred over <111> orientation for starting material in NMOS/CMOS IC fabrication. [UPTU 2006] 65) Explain CMOS inverter Voltage transfer characteristic with a neat diagram. Explain fabrication process for n-tub CMOS IC. [UPTU 2006] 66) Explain the various fabrication steps of NPN transistor with diagrams and brief explanation. 67) How a NPN transistor can be fabricated? Explain all the steps of fabrication. Also compare it with NMOS fabrication. 68) Illustrate with schematic block diagrams the process sequence of BJT process. Also discuss the function of the buried layer in BJT. 69) What do you mean by MOS Memory devices? What are its applications? Give complete fabrication steps. 70) Give the various fabrication steps of CMOS transistor using n well technique with diagrams and brief explanation. 71) What is the hot electron problem in NMOS IC? How it can be minimized? 72) What are the stored charge and the number of electrons on an MOS capacitor with an area of 4 2 m, a dielectric of 200 A 0 thick SiO 2, and an applied voltage of 5V? 73) Describe various effects if the channel doping is either too low or too high in NMOS IC technology.

Page7 UNIT V Assembly Technique and Packaging 74) Why packaging is required? Explain flip chip technology. 75) Write short note on package types and packaging design VLSI Technology. What is meant by DIP? Explain in brief. 76) Write a short note on VLSI assembly technologies. Describe the different VLSI assembly technologies. 77) How is packaging evaluated for VLSI design? Discuss the types of packaging design consideration. Yield and Reliability 78) Write a detailed note on different yield loss mechanisms in VLSI. 79) Explain why modeling of yield loss mechanisms is required. Explain general model of yield loss mechanism and also explain accelerated testing in brief., 80) What do you mean by Yield in VLSI? How you can have the products with overall high Yiels? Explain the trade-offs also to achieve the high yield. 81) Explain the reliability in terms of VLSI technology. Explain how is accelerated testing performed?