Metallization. Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance

Similar documents
Metallization. Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance

EE143 Fall 2016 Microfabrication Technologies. Lecture 9: Metallization Reading: Jaeger Chapter 7

Interconnects OUTLINE

EE BACKEND TECHNOLOGY - Chapter 11. Introduction

ECSE 6300 IC Fabrication Laboratory Lecture 8 Metallization. Die Image

Interconnects. Outline. Interconnect scaling issues Aluminum technology Copper technology. Properties of Interconnect Materials

Lecture 10. Metallization / Back-end technology (BEOL)

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

IC Fabrication Technology Part III Devices in Semiconductor Processes

Make sure the exam paper has 9 pages total (including cover page)

Outline. Interconnect scaling issues Polycides, silicides and metal gates Aluminum technology Copper technology

Exam 1 Friday Sept 22

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

Alternatives to Aluminium Metallization

Chapter 3 Silicon Device Fabrication Technology

EE 330 Lecture 12. Devices in Semiconductor Processes

1.1 Background Cu Dual Damascene Process and Cu-CMP

Problem 1 Lab Questions ( 20 points total)

Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance

ECE321 Electronics I

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

EE 330 Lecture 9. IC Fabrication Technology Part 2

Semiconductor Technology

ECE520 VLSI Design. Lecture 7: CMOS Manufacturing Process. Payman Zarkesh-Ha

Copper Interconnect Technology

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Process Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut

n region. But, it is a bit difficult

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Nonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Czochralski Crystal Growth

Complementary Metal Oxide Semiconductor (CMOS)

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology

EE 434 Lecture 9. IC Fabrication Technology

Chapter 2 Manufacturing Process

9/4/2008 GMU, ECE 680 Physical VLSI Design

Process Flow in Cross Sections

Process Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

Section 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey

Lecture 22: Integrated circuit fabrication

Chapter 7 Polysilicon and Dielectric Film Deposition

Microelectronics Devices

Department of Electrical Engineering. Jungli, Taiwan

Overview of Dual Damascene Cu/Low-k Interconnect

Lecture 1A: Manufacturing& Layout

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Chapter 5 Thermal Processes

ECSE-6300 IC Fabrication Laboratory Lecture 4: Dielectrics and Poly-Si Deposition. Lecture Outline

MICROCHIP MANUFACTURING by S. Wolf

Chapter 4 : ULSI Process Integration (0.18 m CMOS Process)

PROCESS INTEGRATION ISSUES OF LOW-PERMITTIVITY DIELECTRICS WITH COPPER FOR HIGH-PERFORMANCE INTERCONNECTS

Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,

Chemical Vapor Deposition

FABRICATION of MOSFETs

EECS130 Integrated Circuit Devices

Manufacturing Process

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin

Review of CMOS Processing Technology

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

Fabrication and Layout

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

Section 4: Thermal Oxidation. Jaeger Chapter 3

ECE 659. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, Digital EE141 Integrated Circuits 2nd Manufacturing.

CMOS Manufacturing process. Design rule set

CSI G SYSTEMS CSI GAS DELIVERY SUPPORT. Chemical Vapor Deposition (CVD)

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Xilinx XC4036EX FPGA

Thermal Evaporation. Theory

IC/MEMS Fabrication - Outline. Fabrication

Chapter 4. UEEP2613 Microelectronic Fabrication. Oxidation

Lattice isplsi1032e CPLD

EE 143 CMOS Process Flow

The History & Future of

Manufacturing Process

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

Microfabrication of Integrated Circuits

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

Surface micromachining and Process flow part 1

Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,

Effect of impurity on Cu electromigration

Institute of Solid State Physics. Technische Universität Graz. Deposition. Franssila: Chapters 5 & 6. Peter Hadley

Quarterly Report EPRI Agreement W

Altera EPM7128SQC EPLD

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Properties and Barrier Material Interactions of Electroless Copper used for Seed Enhancement

MOS Front-End. Field effect transistor

Isolation Technology. Dr. Lynn Fuller

Silicon Wafer Processing PAKAGING AND TEST

Xilinx XC4036XL-1C FPGA

Lattice 3256A-90LM PLD

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

Transcription:

Metallization Interconnects Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance RC time delay Inter-Metal Dielectric -Prefer low dielectric constant to reduce capacitance Multilevel Metallization (2-10 levels of metal wiring) Reduction in die size Higher circuit speed ( shorter interconnect distance) Flexibility in layout design 1

FOX Si substrate ( InteMetal Oxide e.g. BPSG. Low-K dieletric) (e.g. PECVD Si Nitride) 2

Outline Interconnections and Contacts RC Time Delay Interconnect resistance Contact resistance Dielectric Capacitance Reliability - Electromigration Multilevel Metallization Surface Planarization Techniques 3

4

Interconnect RC Time Delay Interconnect Resistance R I =R/L = ρ / (W Al T Al ) Interconnect-Substrate Capacitance C V C/L = W Al ε ox / T ox Interconnect-Interconnect Capacitance C L C/L = T Al ε ox / S Al * Values per unit length L 5

Interconnections Requirements low ohmic resistance interconnects material has low resistivity low contact resistance to semiconductor device reliable long-term operation 6

Possible interconnect materials Metal (Low resistivity) for long interconnects Highly doped Poly-Si (medium resistivity) for short interconnects Highly doped diffused regions in Si substrate (medium resistivity) for short interconnects 7

Resistivity of Poly-Si Resistivity of Pure Metals Metal Silicides 15-80 µω-cm Poly-Si (min) =1E-3 Ω-cm 8

Metal Contact to Si Tunneling ohmic contacts X d Al M Si E c n + n-si SiO 2 e 10 19-10 21 /cm 3 E v Al I h p-si p + SiO 2 > 10 19 /cm 3 V 9

metal semiconductor Depletion region Schottky Rectifying Contact Large depletion width (lightly doped Si) Thermionic emission Schottky Tunneling Ohmic Contact Tunneling Small depletion width (highly doped Si) 10

Contact Resistance Rc Contact Area Metal Heavily doped Semiconductor surface For a uniform current density flowing across the contact area R c = ρ c / (contact area ) ρ c of Metal-Si contacts ~ 1E-5 to 1E-7 Ω-cm 2 ρ c of Metal-Metal contacts < 1E-8 Ω-cm 2 11

Contact Resistivity ρ c Specific contact resistivity ρ c J V 1 at V~0 ρ c 2 exp m s B = h * ε φ N φ B is the Schottky barrier height N = surface doping concentration ρ c = specfic contact resistivity in ohm-cm 2 m = electron mass h =Planck s constant ε= Si dielectric constant Approaches to lowering of contact resistance: 1) Use highly doped Si as contact semicodnuctor 2) Choose metal with lower Schottky barrier height 12

Schottky Barrier heights of common metals contacts to n-type semiconductors Note: Φ B (n-type) + Φ B (p-type) = E g of semiconductor 13

Al Spiking Problem 14

Al-Si Eutectic Behavior At the sintering temperature of about 450C after metalization, Si is soluble in Al up to ~1 % but Al is not soluble in Si. 15

Al Spiking Problem: Solutions 1. Add ~2% Si to Al to prevent Si outdiffusion 2. Use diffusion barrier layer to block Al/substrate interaction 16

Electromigration Motion Metal Lattice atomic potential electron flow moment transferred from electrons position x Thermally excited metal atom out of lattice site Metal atom at lattice site (equilibrium) Electromigrated metal atoms move along the same direction of electrons 17

Electromigrated atoms dominated by grain boundary diffusion Hillock formation (can short neighboring metal lines) Grain boundaries Void formation (metal line becomes open) 2 flux in 1 flux out 1 flux in 2 flux out Mass Accumulation Mass Depletion 18

Void Formation Electron flow Hillock Formation Large Hillock (dendrite) SEM micrographs of Aluminum electromigration failure 19

Dendrite Fomation Void Formation 20

Median Time to Failure (MTF) of Electromigration * MTF defined as time for 50% of test samples to fail MTF J 2 exp [ E A / kt] J = current density in Amp/cm2 E A = activation energy ( ~ 0.5-0.8 ev for metals) 21

Alloying Al with other elements will retard grain boundary diffusion Shown are Accelerated test data: Testing temp ~225C J ~ 1E6 Amp/cm 2 * Tradeoffs are etching difficulty and increased electrical resistivity 22

How alloy precipitates can block grain boundary diffusion Example: Al-Cu (1-4%) alloy. After sintering, AlCu3 compound will precipitate along the grain boundaries. 23

Suggested Metallization for 0.25µm linewidths 24

Metal Deposition Techniques Sputtering has been the technique of choice high deposition rate capability to deposit complex alloy compositions capability to deposit refractory metals uniform deposition on large wafers capability to clean contact before depositing metal CVD processes have recently been developed (e.g. for W, TiN, Cu) better step coverage selective deposition is possible plasma enhanced deposition is possible for lower deposition temperature 25

Example Metal CVD Processes 1) Tungsten (W) used as contact plug, also as first-level metal blanket (non-selective) deposition processes: WF + + + + SiH W SiF 2HF H 6 4 4 2 WF + 3H W + 6HF 6 2 26

Metal CVD Processes (cont.) 2) TiN used as barrier-metal layer deposition processes: 6 TiCl + + + 8NH 6TiN 24HCl N 4 3 2 2 2 TiCl + 2NH + H 2TiN + 8HCl 4 3 2 2 TiCl + N + 4H 2TiN + 8HCl 4 2 27

3) CVD Copper Metal-Organic Cu compound (gas) 28

Trench filling with CVD Cu 29

Cu Plating 30

Electroless Cu Plating 31

Low-K Dielectrics 32

33

34

Advanced Metalization Materials To further reduce RC time delay: Copper interconnects Low-K dielectrics (Fluorinated SiO 2, polymers, xerogels...) *This photo is an idealization only, with an airgap between the Cu layers. 35