Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

Similar documents
Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Thermal Evaporation. Theory

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

Linear Plasma Sources for Surface Modification and Deposition for Large Area Coating

Lecture Day 2 Deposition

Metallization. Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance

AC Reactive Sputtering with Inverted Cylindrical Magnetrons

Metallization. Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

EQUIPMENT AND SYSTEM FOR VACUUM COATING METALLIZING, SPUTTERING, PLASMA and PECVD. Hybrid system KOLZER DGK 36

Plasma-Enhanced Chemical Vapor Deposition

Nonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

Interconnects. Outline. Interconnect scaling issues Aluminum technology Copper technology. Properties of Interconnect Materials

Device Fabrication: Metallization

Fabrication Technology

VLSI Technology. By: Ajay Kumar Gautam

Growth Of TiO 2 Films By RF Magnetron Sputtering Studies On The Structural And Optical Properties

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Semiconductor Technology

II. NEG THIN FILM DEPOSITION

Process Flow in Cross Sections

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Managing Anode Effects and Substrate Heating from Rotatable Sputter Targets

Plasma Activated EB-PVD of Titanium and its Compounds by Means of Large Area SAD

Section 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey

Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

Motorola PC603R Microprocessor

High performance radio frequency generator technology for the Thermo Scientific icap 7000 Plus Series ICP-OES

Amorphous Silicon Solar Cells

Atomic Layer Deposition(ALD)

Modeling of Local Oxidation Processes

Specimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process

Rockwell R RF to IF Down Converter

Microstructures using RF sputtered PSG film as a sacrificial layer in surface micromachining

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1

MARORA A Plasma Selective-oxidation Apparatus for Metal-gate Devices

UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES.

Vacuum deposition of TiN

Development of low roughness, low resistance bottom electrodes for tunnel junction devices

ME 189 Microsystems Design and Manufacture. Chapter 9. Micromanufacturing

Vacuum Equipment for TCO and AR Coatings Deposition by Reactive Magnetron Sputtering

Oxide Growth. 1. Introduction

A Deep Silicon RIE Primer Bosch Etching of Deep Structures in Silicon

AC : MICROWAVE PLASMA CLEANER DESIGN FOR SEMI- CONDUCTOR FABRICATION AND MATERIALS PROCESSING LABO- RATORY USE

LOW TEMPERATURE PHOTONIC SINTERING FOR PRINTED ELECTRONICS. Dr. Saad Ahmed XENON Corporation November 19, 2015

Combinatorial RF Magnetron Sputtering for Rapid Materials Discovery: Methodology and Applications

Section 4: Thermal Oxidation. Jaeger Chapter 3

Simple method for formation of nanometer scale holes in membranes. E. O. Lawrence Berkeley National Laboratory, Berkeley, CA 94720

X-ray Photoelectron Spectroscopy

Electron Emission. The reader is familiar with the current conduction (i.e. flow of electrons) through a conductor. 28 Principles of Electronics

Leveraging the Precision of Electroforming over Alternative Processes When Developing Nano-scale Structures

Electroless CoWP Boosts Copper Reliability, Device Performance Bill Lee, Blue29, Sunnyvale, Calif. -- 7/1/2004 Semiconductor International

Sputter Coating. Technical Brief

Cu Wiring Process for TFTs - Improved Hydrogen Plasma Resistance with a New Cu Alloy -

Intel Pentium Processor W/MMX

MEMS prototyping using RF sputtered films

CMOS FABRICATION. n WELL PROCESS

KGC SCIENTIFIC Making of a Chip

Corrosion Protect DLC Coating on Steel and Hastelloy

Hitachi A 64Mbit (8Mb x 8) Dynamic RAM


Offshore Wind Turbines Power Electronics Design and Reliability Research

HBLED packaging is becoming one of the new, high

PROCESSING OF INTEGRATED CIRCUITS

CSI G SYSTEMS CSI GAS DELIVERY SUPPORT. Chemical Vapor Deposition (CVD)

CMOS Manufacturing Process

Surface Micromachining

Ultra High Barrier Coatings by PECVD

Gridless end-hall. Ion Sources. For Ion Assisted Thin Film Deposition & Substrate Cleaning

WEAR PROPERTIES OF PLASMA NITRIDED INCONEL 718 SUPERALLOY

MODEL 1051 TEM Mill ION MILLING. Ion milling is used on physical science. specimens to reduce thickness to electron

Radiation Tolerant Isolation Technology

MODEL PicoMill TEM specimen preparation system. Achieve ultimate specimen quality free from amorphous and implanted layers

Lecture 8. Deposition of dielectrics and metal gate stacks (CVD, ALD)

Ion-assist applications of broad-beam ion sources

Optical Coatings. Photonics 4 Luxury Coatings , Genève. Dr. Andreas Bächli Head of Optical Coatings at RhySearch, Buchs (SG)

Silicon Wafers: Basic unit Silicon Wafers Basic processing unit 100, 150, 200, 300, 450 mm disk, mm thick Current industrial standard 300 mm

Visualization and Control of Particulate Contamination Phenomena in a Plasma Enhanced CVD Reactor

3D technologies for integration of MEMS

Procese de depunere in sistemul Plasma Enhanced Chemical Vapor Deposition (PECVD)

Lecture 4. Oxidation (applies to Si and SiC only) Reading: Chapter 4

UNCONVENTIONAL MACHINING PROCESS UNIT 1 INTRODUCTION. Prepared by S. SENTHIL KUMAR AP / MECH SVCET

SGS-Thomson M17C1001 1Mb UVEPROM

ME 141B: The MEMS Class Introduction to MEMS and MEMS Design. Sumita Pennathur UCSB

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

HiPIMS Deposition of Metal and Oxide Coatings

COMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING

SURFACE AND GAS PHASE REACTIONS FOR FLUOROCARBON PLASMA ETCHING OF SiO 2

Using a standard Penning Gauge as a powerful means of monitoring and feedback control

VLSI Systems and Computer Architecture Lab

LOT. Contents. Introduction to Thin Film Technology. Chair of Surface and Materials Technology

Process steps for Field Emitter devices built on Silicon wafers And 3D Photovoltaics on Silicon wafers

Nickel-induced crystallization of amorphous silicon

PLASMA CLEANING TECHNIQUES AND FUTURE APPLICATIONS IN ENVIRONMENTALLY CONSCIOUS MANUFACTURING

Transcription:

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high vacuum ~10-7 torr Removes residual gases eg oxygen from reaction Involves the creation of a plasma ie an ionized gas Start by backfilling chamber with the gas to ionize In sputtering use usually use inert gas: Argon (Ar) Hence no reaction with materials For plasma must have gas at moderate vacuum 10-1 to 10-3 torr Apply voltage injects current in gas to create + ionization either DC or AC (radio frequency) Plasma in electrode space undergoes "negative glow" discharge equal numbers of ions and electrons

General Sputtering Process Positive Ar ions move to cathode (negative electrode) Accelerated by voltage, gain energy Ar + ion hits target: knocks of target atom/molecule momentum transfer: Called sputtering Target atom them lands on substrate (wafer) Since momentum transfer does not heat target Thus no discomposition of target or substrate

Sputtering Deposition Sputtered atom 10-40 ev: velocity 3-6x10 3 m/sec Mean free path 1 cm at typical 5 mtorr pressure Wafer spaced 5-10 cm apart Sputtered Atoms May undergo collisions: energy reduced to 1-2 ev Creates the film when hits the substrate May backscatter (reflect back) onto target or chamber Loss all energy and "thermalize" so drift around chamber Problem then can coat chamber walls and other wafers

DC Sputtering Simplest is DC get mostly a negative glow discharge nearly uniform voltage Near cathode get "cathode dark space" shortage of e, surplus of ions, large E field Near cathode get surplus of secondary electrons generated by impact on target DC sputtering requires conductive targets eg aluminum, metals etc. Sputtering enables alloy deposition eg AlSiCu DC best for conductive targets (eg metals) 3

Sputtering Deposition Rate Below threshold energy (10-30 ev) no sputtering Measure the sputter yield S: S = (no. target ions released)/(no. incident ions) S depends on material, ion type, and ion energy

Commercial Sputter Machine Sputter machine cost $100,000 (lab) - $1,000,000 (production) SFU Corona Sputter

AC Sputtering Creates the plasma using Radio Frequency (microwave) radiation Thus can sputter either conductors or insulators ie glass, ceramics RF sputtering will remove material from target and substrate Use 13.56 MHz RF: international agreed band so no radio interference there Use impedance matching network to get most power to plasma Usually much slower than DC so use when needed

Sputtering Deposition Flux Sputtering rate depends on ion flux to target In DC plasma ion flux J follows Child-Langmuir equation kv m where V = voltage difference target to wafer D = dark space thickness m ion = ion mass K = constant J ion 3 2 D 2

Magnetron Sputtering DC & RF sputtering: secondary electrons do not ionize Ar atoms Thus lower ion bombardment & sputter rate Solution Magnetron Sputtering Magnetic field confines e near target Creates more collisions & ionization Current goes from 1 ma/cm 2 (DC) to 10-100 ma/cm 2 (mag)

Effects at Substrate Mostly target sputtered atoms land at substrate But also other species Fast neutral sputter gas: strike surface at high speed Gas collects in sputtered film Negative Ions: formed near cathode by secondary electrons usually impurity gases: N and O High energy Electrons: cause substrate heating Low energy neutral sputter gas: do not stick to film Contaminants from residual gas (Oxygen worse) X-ray damage from target

Molecular Beam Processes Used to create complex thin layers Highly used in III-V compounds Have an many e-guns hitting many separate sources Control relative composition by separate rates Can put down monolayers of different compositions used in complex microwave and electro-optic devices

Conductor Usage in Typical IC's Originally Al alloys and Poly Si Now much more complex alloys Metal conductors are mostly sputter deposited Reason is uniformity and use of complex alloys eg AlSiCu Most recent move to materials like copper

Multilayer Metallization Structure Common processes 3 or 4 metal layers + 2 poly layers Most advance 6-8 metal layers Problems with topology as layers added Upper layers often power Contact Cuts: 1 st metal or Poly to substrate connections Vias: connections between different conducting layers.

Electromigration Al can carry very high currents: 1 ma in 5 micron line Electromigration: movement of conductors due to current Major limit in current carrying capacity Heating limit more than 10 times greater Electron "Wind" carries atoms with it Effect strongly affect by temperature in an Arrhenius formula Measure the Mean Time to Failure (MTF) where E a = activation energy J = current density K e = empirical constant kt = thermal energy x = film width z = film thickness Kezx Ea MTF exp 2 J kt

SEM of Electromigration Failures May see breaks in SEM on straight lines However breaks at metal steps: metal is thinnest there & J max Hard to see in SEM Addition of Copper to Al reduces the electromigration Hence use AlSiCu alloy (Si to suppress Si contact) Addition of TiW (Titanium, Tungsten) layers to Al now reduces electromigration

Metallizations now in Use Silicides (Metal:Si) done on poly Si decrease poly resistance: increases circuit speed

Other Metals Harder to deposit Rougher surface Harder to etch But more heat resistant than Al eg Tungsten (W)

Chemical Mechanical Polishing (CMP) Newest method to get wafer planerization As build up structure get topology Use Mechanical polishing to remove Combinations of grit and water Smooth to planer surface

CMP and Metalization With CMP deposit Inter Layer Dielectrics (ILD) CMP until level Open vias and deposit metal plugs (Tungsten - W) CMP polish until plug is flush with ILD Deposit next metal Called Dual Damasecene process

Copper Conductors Copper deadly poison but high conductivity Forms traps in Si and has high diffusion coefficient IBM developed Cu process First Interlayer Dielectric is special Cu diffusion barrier Typically silicon nitride CVD deposit thin copper layer Acts as seed to Copper electroplating Done in wet Cu solution Then use CMP to planerize

Metal Thickness Measuresments: Profilometers Cannot measure metals with optical interference Use profileometers: mechanical stylus diamond tipped Stylus dragged over surface: pizoresistance measures change Can see 10 nm or less: must adjust force if measure resist Example: KLA Tencor Alpha Step 500 in lab Alpha-Step 500 Profilometer

Profilometer: Resist, Metal and Oxide Profilometer really only useful after photolithography step Must find pattern with several steps Must bring Stylus down in contact with wafer with right force Also need to level the wafer (done electronically on screen) Two outputs: plots (basically screen prints) In plot place cursors at top and bottom of curves get difference Data file import to excel for analysis eg roughness

Silicides in CMOS Problem for high speed devices: Poly Si too resistive With small gates hundreds of ohms. Large resistance means distribution of V across gate Slows gate charging Adding a Silicide: metal silicon alloy on poly Gates Reduce resistance >10x Also used in contact cuts reduces spiking (often Moly:Si used there)

Silicide Requirements for VLSI Silicides on poly are used in all <0.3 micron processes Important point: some electro-optic devices need to remove silide Silicide absorbs light poly transmits Eg Photograte optical sensors Usually a mask level for patterning silicide

Silicide Formation 6 different methods of Silicide format Direct Metal reaction, Sputtering, and CVD the best

Process Steps for Silicides Deposit poly, then poly sidewall protection/spacer Deposit metal & react to from silicide Note there is a separate mask for silicide location Remove none reacted metal

Resistivity of Silicides Note: Al is 2.6 micro-ohm cm Silicides 4-30 times worse But still ~10-100 lower resistance than poly Hence circuits faster

Properties of Silicides Silicides much higher melting but higher thermal conduction Still allows higher temperature operation