Dr. Priyabrat Dash Office: BM-406, Mob: Webpage: MB: 205

Similar documents
Fabrication Technology

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

VLSI Technology. By: Ajay Kumar Gautam

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

PROCESSING OF INTEGRATED CIRCUITS

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Silicon Wafer Processing PAKAGING AND TEST

Atomic Layer Deposition(ALD)

Lecture 10: MultiUser MEMS Process (MUMPS)

Photolithography I ( Part 2 )

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Process Flow in Cross Sections

Lab #2 Wafer Cleaning (RCA cleaning)

Visit

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

From microelectronics down to nanotechnology.

Fabrication Techniques for Thin-Film Silicon Layer Transfer

Advanced developer-soluble gap-fill materials and applications

Vertically aligned Ni magnetic nanowires fabricated by diblock-copolymer-directed Al thin film anodization

KGC SCIENTIFIC Making of a Chip

Journal of Chemical and Pharmaceutical Research, 2017, 9(1): Research Article

Surface micromachining and Process flow part 1

Gaetano L Episcopo. Introduction to MEMS

1. Introduction. What is implantation? Advantages

Integration of Block-Copolymer with Nano- Imprint Lithography: Pushing the Boundaries of Emerging Nano-Patterning Technology

Optimizing spray coater process parameters

Process steps for Field Emitter devices built on Silicon wafers And 3D Photovoltaics on Silicon wafers

Regents of the University of California

CHAPTER 1 HOW SEMICONDUCTOR CHIPS ARE MADE

!"#$#%&#'(() ) **+,-./01)2-,-.3)456,1) /0! **)

How To Write A Flowchart

THE ASPECTS ABOUT RAPID PROTOTYPING SYSTEM

EE C245 ME C218 Introduction to MEMS Design Fall 2011

Leveraging the Precision of Electroforming over Alternative Processes When Developing Nano-scale Structures

CMOS FABRICATION. n WELL PROCESS

micro resist technology

Carbon Nanotube Solutions for Packaging and Wireless Sensors

Thermal Evaporation. Theory

BASICS OF MANUFACTURING INTEGRATED CIRCUITS

Ion-Sensitive Field Effect Transistors for ph and Potassium ion concentration sensing, towards detection of Myocardial Ischemia.

Supporting Information

Processing guidelines. Negative Tone Photoresist Series ma-n 2400

Delamination of Thin Films Using Laser Induced Stress Waves

Uncrosslinked SU-8 as a sacrificial material

Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller

COMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

Micropatterning and casting PEDOT-PSS /DMSO layers

Nanofabrication Prof. Stephen Y. Chou NanoStructure Laboratory

Photonic Drying Pulsed Light as a low Temperature Sintering Process

FY06 ACCOMPLISHMENTS. Nanoelectronics Manufacture, Inspection, and Repair using Thermal Dip Pen Nanolithography

LANDOLT-BÖRNSTEIN. Zahlenwerte und Funktionen aus Naturwissenschaften und Technik. Neue Serie. Gesamtherausgabe: K.-H. Hellwege O.

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

R Sensor resistance (Ω) ρ Specific resistivity of bulk Silicon (Ω cm) d Diameter of measuring point (cm)

Mater. Res. Soc. Symp. Proc. Vol Materials Research Society

MCC. PMGI Resists NANO PMGI RESISTS OFFER RANGE OF PRODUCTS

LOW TEMPERATURE PHOTONIC SINTERING FOR PRINTED ELECTRONICS. Dr. Saad Ahmed XENON Corporation November 19, 2015

A Deep Silicon RIE Primer Bosch Etching of Deep Structures in Silicon

Oligomer-Coated Carbon Nanotube Chemiresistive Sensors for Selective Detection of Nitroaromatic Explosives

Lecture Day 2 Deposition

Oxide Growth. 1. Introduction

CMOS Manufacturing process. Circuit designer. Design rule set. Process engineer. Set of optical masks. Fabrication process.

Lecture 6. Through-Wafer Interconnect. Agenda: Through-wafer Interconnect Polymer MEMS. Through-Wafer Interconnect -1. Through-Wafer Interconnect -2

Isolation of elements

Via Fill in Small Trenches using Hot Aluminum Process. By Alice Wong

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

VLSI Systems and Computer Architecture Lab

CNT Reinforced Nanocomposite Fiber Fabrication for Undergraduate Students

ME 189 Microsystems Design and Manufacture. Chapter 9. Micromanufacturing

Towards scalable fabrication of high efficiency polymer solar cells

Isolation Technology. Dr. Lynn Fuller

NONTRADITIONAL MACHINING AND THERMAL CUTTING PROCESSES

Comparison of Atmospheric Plasma and Corona Treatments in Promoting Seal Strength

In-Situ Monitoring of Pattern Filling in Nano-Imprint Lithography Using Surface Plasmon Resonance

Fabrication of aligned metallic structures based on block copolymer lithography

St.JOHNS COLLEGE OF ENGINEERING AND TECHNOLOGY,

5.8 Diaphragm Uniaxial Optical Accelerometer

Available online at ScienceDirect. Procedia Materials Science 10 (2015 )

UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES.

Today s agenda (19-JAN-2010)

A Quick Overview of Micromachining for MEMS Designers

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

FIB mask repair technology for EUV mask 1. INTRODUCTION

Nontraditional Machining Processes

Galvanic Porous Silicon for High Velocity Nanoenergetics

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1

MCC. NANO PMMA and Copolymer

NANO SCRATCH TESTING OF THIN FILM ON GLASS SUBSTRATE

Multiphoton lithography based 3D micro/nano printing Dr Qin Hu

SOIMUMPs Design Handbook

Final Year Project Proposal 1

Filling and Planarizing Deep Trenches with Polymeric Material for Through-Silicon Via Technology

National Nanotechnology Infrastructure Network Vol.3 # 1. A Periodic Newsletter of NNIN News and Announcements NNIN. New Equipment and Processes

Cost of Integrated Circuits

High-Resolution, Electrohydrodynamic Inkjet Printing of Stretchable, Metal Oxide Semiconductor Transistors with High Performances

A Novel Method for Low-Resistivity Metal-Interconnection by Using Metallic Functional Liquids and Catalytically Generated Hydrogen Atoms.

Linear Plasma Sources for Surface Modification and Deposition for Large Area Coating

Transcription:

Email: dashp@nitrkl.ac.in Office: BM-406, Mob: 8895121141 Webpage: http://homepage.usask.ca/~prd822/ MB: 205

Nonmanufacturing In continuation from last class... 2

Top-Down methods Mechanical-energy methods Thermal fabrication methods High-energy and particle methods Lithographic methods Chemical methods Natural processes 3

Thermal methods Annealing Chill-block melt spinning Electrohydrodynamic atomization (EHDA) Electrospinning Liquid dynamic compaction (LDC) Gas atomization Evaporation Template extrusion Sublimation Thermolysis / Pyrolysis Combustion Polymer carbonization 4

Electrospinning High voltage is applied to a polymer melt solution to induce charging. Thin layers of filaments from a bulk polymer solution are able to generate fibers of nanoscale diameter. 5

Gas Atomization The idea is to transfer the kinetic energy from a supersonic jet of gas to a stream of liquid metal causing it to break up into droplets. 6

High-Energy methods Arc discharge Laser ablation Solar energy vaporization Plasma methods Ion milling Electron-beam evaporation Reactive ion etching (RIE) Pyrolysis Combustion High energy sonication 7

Arc -discharge methods Two carbon rods placed facing each other with about 1 mm gap, in an enclosure that is filled with either helium or argon gas. The arcvaporization of carbon creates nanotubes. The carbon arc discharge method is the most common and perhaps easiest way to produce CNTs. It is a technique that produces a complex mixture of components, and requires purification -to separate the CNTs from the soot and the residual catalytic metals present in the crude product. 8

Top-down Lithography Photolithography Immersion lithography Deep ultraviolet lithography (DUV) X-ray lithography (XRL) Electron-beam lithography Focused ion beam lithography (FIBL) Microcontact printing methods Nano imprint lithography (NIL) Nanosphere lithography (NSL) Scanning AFM nano-stencil Scanning probe nano-lithographies 9

Lithographic Processing The word lithography comes from the Greek lithos, meaning stones, and graphia, meaning to write. It means quite literally writing on stones. In the case of semiconductor lithography (also called photolithography) our stones are silicon wafers and our patterns are written with a light sensitive polymer called a photoresist. To build the complex structures that make up a transistor and the many wires that connect the millions of transistors of a circuit, lithography and etch pattern transfer steps are repeated at least 10 times, but more typically are done 20 to 30 times to make one circuit. Each pattern being printed on the wafer is aligned to the previously formed patterns and slowly the conductors, insulators, and selectively doped regions are built up to form the final device. 10

Lithographic Processing Coat, protect, expose, etch, repeat Result: Multiple patterned layers of different materials. 11

Lithographic Processing The resist material is applied as a thin coating, typically by spin coating over the substrate (wafer) and then heated to remove the casting solvent (post-apply bake, pre-exposure bake, or pre-bake). The resist film is subsequently exposed in an image-wise fashion through a mask (in photoand X-ray lithography) or directly with finely focused electron beams. The exposed resist film is then developed typically by immersion in a developer solvent to generate three-dimensional relief images. The exposure may render the resist film more soluble in the developer, thereby producing a positive-tone image of the mask. Conversely, it may become less soluble upon exposure, resulting in generation of a negative-tone image. When the resist image is transferred into the substrate by etching and related processes, the resist film that remains after the development functions as a protective mask. The resist film must "resist" the etchant and protect the underlying substrate while the bared areas are being etched. The remaining resist film is finally stripped, leaving an image of the desired circuit in the substrate. The process is repeated many times to fabricate complex semiconductor devices. 12

Lithographic Processing 13

14

Dip-Pen Lithography Dip pen nanolithography can be used in a range of applications from semiconductor patterning and chip manufacturing to biomedical and pharmaceuticals development. Dip-Pen Nanolithography (DPN) is a direct write lithographic technique that uses an atomic force microscope (AFM) to build a pattern on the substrate material rather than etching it away. In the same way that an old fashioned dip pen picks up ink from an ink well and is then used to write on paper, molecules are picked up from a reservoir on the end of the AFM tip and deposited to the surface of the substrate via a solvent or water. 15

Dip-Pen Lithography 16

Lithographic Processing: Masking and Exposure 17

18