Imprint Lithography: Getting to the Next Level

Similar documents
Nanofabrication Prof. Stephen Y. Chou NanoStructure Laboratory

Integration of Block-Copolymer with Nano- Imprint Lithography: Pushing the Boundaries of Emerging Nano-Patterning Technology

Fabrication of a Crossbar Structure at 50 nm Half-pitch by UV-based Nanoimprint Lithography

NIL defect performance toward High volume mass production

FIB mask repair technology for EUV mask 1. INTRODUCTION

2006 UPDATE METROLOGY

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Photolithography I ( Part 2 )

THE IMPACT OF 3D DEVICES ON THE FUTURE OF PROCESS MATERIALS TRENDS & OPPORTUNITIES

In-Situ Monitoring of Pattern Filling in Nano-Imprint Lithography Using Surface Plasmon Resonance

Overview of SEMI Standards for EUV Masks. Scott Hector ISMT/Motorola Chairman of SEMI EUV Mask Task Force

From microelectronics down to nanotechnology.

Sub-5 nm Structures Process Development and Fabrication Over Large Areas

Part 3: Test Structures, Test Chips, In-Line Metrology & Inspection

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Large-area patterning by roller-based nanoimprint lithography

Moving toward Sustainability

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

SGS-Thomson M17C1001 1Mb UVEPROM

Technical Data Sheet Technisches Datenblatt

Copyright. Stephen Christopher Johnson

How To Write A Flowchart

FY06 ACCOMPLISHMENTS. Nanoelectronics Manufacture, Inspection, and Repair using Thermal Dip Pen Nanolithography

Plasma for Underfill Process in Flip Chip Packaging

Precise Ion and Electron Beam Processing for Nano-Structuring

LOW TEMPERATURE PHOTONIC SINTERING FOR PRINTED ELECTRONICS. Dr. Saad Ahmed XENON Corporation November 19, 2015

Electron Beam Induced Processes and their Applicability to Mask Repair

Nanoimprint Lithography - Next Generation Nanopatterning Methods for Nanophotonics Fabrication

Fabrication Technology

Superionic Solid State Stamping (S4)

Mater. Res. Soc. Symp. Proc. Vol Materials Research Society

Tackling the optical interconnection challenge for the Integrated Photonics Revolution

Mold Fabrication for 3D Dual Damascene Imprinting

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

Dallas Semicoductor DS80C320 Microcontroller

Photonic Drying Pulsed Light as a low Temperature Sintering Process

Lab #2 Wafer Cleaning (RCA cleaning)

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Process steps for Field Emitter devices built on Silicon wafers And 3D Photovoltaics on Silicon wafers

Step and Flash Imprint Lithography for sub-100nm Patterning

nanosilicon Nanophotonics

Positive Photoresists

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller

Light enhancement by the formation of an Al-oxide honeycomb nano-structure on the n-gan surface of thin-gan light-emitting diodes

Report 1. B. Starting Wafer Specs Number: 10 Total, 6 Device and 4 Test wafers

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Advanced developer-soluble gap-fill materials and applications

FOR SEMICONDUCTORS 2007 EDITION

Customer Support: Leveraging Value of Ownership

Surface Preparation and Cleaning Conference April 19-20, 2016, Santa Clara, CA, USA. Nano-Bio Electronic Materials and Processing Lab.

EUVL Mask Defect Strategy

CHAPTER 1 HOW SEMICONDUCTOR CHIPS ARE MADE

ADOPT Winter School Merging silicon photonics and plasmonics

Vertically aligned Ni magnetic nanowires fabricated by diblock-copolymer-directed Al thin film anodization

Intel Pentium Processor W/MMX

Process Flow in Cross Sections

Measurement of thickness of native silicon dioxide with a scanning electron microscope

Optimizing spray coater process parameters

BASICS OF MANUFACTURING INTEGRATED CIRCUITS

VLSI Technology. By: Ajay Kumar Gautam

Vertical Group IV Nanowires: Potential Enablers for 3D Integration and BioFET Sensor Arrays

Micro and nano structuring of carbon based materials for micro injection moulding and hot embossing

and Technology of Thin Films

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Semicon Europa Wafer Chucks for Lithography. Berliner Glas KGaA Herbert Kubatz GmbH & Co. Sven Götze

Surface micromachining and Process flow part 1

KGC SCIENTIFIC Making of a Chip

Amorphous Oxide Transistor Electrokinetic Reflective Display on Flexible Glass

National Nanotechnology Infrastructure Network Vol.3 # 1. A Periodic Newsletter of NNIN News and Announcements NNIN. New Equipment and Processes

Low temperature deposition of thin passivation layers by plasma ALD

Hitachi A 64Mbit (8Mb x 8) Dynamic RAM

Advanced CMOS Process Technology Part 3 Dr. Lynn Fuller

Bulk MEMS Fabrication Blog 2017 Dr. Lynn Fuller, Casey Gonta, Patsy Cadareanu

Packaging Commercial CMOS Chips for Lab on a Chip Integration

Towards scalable fabrication of high efficiency polymer solar cells

TSV Interposer Process Flow with IME 300mm Facilities

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

PLASMONICS: RECENT DEVELOPMENTS AND MAIN APPLICATIONS

SOIMUMPs Design Handbook

SUSS SOLUTIONS FOR LARGE FORMAT PATTERNING UV Scanning Lithography and Excimer Laser Ablation

Isolation Technology. Dr. Lynn Fuller

First Electrically Pumped Hybrid Silicon Laser

High-Speed Roll-to-Roll Nanoimprint Lithography on Flexible Plastic Substrates**

Motorola PC603R Microprocessor

ULTRA-SMALL VIA-TECHNOLOGY OF THINFILM POLYMERS USING ADVANCED SCANNING LASER ABLATION

Rockwell R RF to IF Down Converter

Assembly of Mechanically Compliant Interfaces between Optical Fibers and Nanophotonic Chips

Advances in Intense Pulsed Light Solutions For Display Manufacturing. XENON Corporation Dr. Saad Ahmed Japan IDW 2016

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

A European roadmap for photonics and nanotechnologies

Novel Spin on Planarization Technology by Photo Curing SOC (P-SOC)

Technology and Future Energy Systems: Lessons from ARPA-E Emerging Technologies Summit April 21, 2017

EUV Defect Repair Strategy

HIGH-THROUGHPUT, CONTINUOUS NANOPATTERNING TECHNOLOGIES FOR DISPLAY AND ENERGY APPLICATIONS

Hybrid BARC approaches for FEOL and BEOL integration

FABRICATION FOR MICRO PATTERNS OF NICKEL MATRIX DIAMOND COMPOSITES USING THE COMPOSITE ELECTROFORMING AND UV- LITHOGRAPHY

Oxidized Silicon-On-Insulator (OxSOI) from bulk silicon: a new photonic platform

Systems Nanotechnology - NSF / NNI context and challenges for manufacturing -

Transcription:

Imprint Lithography: Getting to the Next Level May 26 SEMECH Litho Forum James E. Ellenson; ; Ken Kramer; im S. Hostetler; Laura King; William M. ong Hewlett-Packard Company 24 Hewlett-Packard Development Company, L.P.

Outline Introduction to nanoimprinting lithography HP s nanoimprinting lithography results Getting to the next level: Key areas and challenges of nanoimprint technology Jim Ellenson 2

Different forms of Nanoimprint Lithography (NIL) Jim Ellenson 3

Molecular Imprints Step and Flash (S-FIL M Process M ) Dispense etch barrier template release treatment transfer layer Imprint UV Cure Expose Residual layer Separate Breakthrough Etch ransfer Etch Courtesy of Grant Willson Jim Ellenson 4

Nanotechnology will provide new applications for nanoimprint lithography Nanotechnology defined defined by by National Nanotech Initiative.. Research and and technology development at at the the atomic, atomic, molecular or or macromolecular levels, levels, in in the the length length scale scale of of approximately -- nanometer range. range. 2. 2. Creating and and using using structures, devices and and systems that that have have novel novel properties and and functions because of of their their small small and/or and/or intermediate size. size. 3. 3. bility bility to to control control or or manipulate on on the the atomic atomic scale. scale. λ drop mux/demux λ add c-ss-dn PD EOM G G G C C C - - - - - - C G G G C C Photonics I I n-sinw Nanowire sensors Jim Ellenson 5

Why Nanoimprint? Very small features transferred into resist 3 nm Lines with a Very Small E-Beam E Stitching Error (in emplate) Replicated From Field to Field Field Field 2 5 nm 4 nm 3 nm Line Width CD Control =.4nm 3 sigma limit of CD-SEM Jim Ellenson 6

Nanoimprinted crossbar molecular switch memory @ 65 nm hp mm μm nm μm Cell density : 6.4 Gbit/cm 2 Y. Chen, G. Jung, et al. Nanoscale molecular-switch crossbar circuits,, Nanotechnology, 4, 462 (23) Jim Ellenson 7

Jim Ellenson 8 HPinvent R ( 6 ohm) H P i n v e n t.e+ 2.E+2 4.E+2 6.E+2 8.E+2.E+3 HP invent Y. Chen, G. Jung, et al. Nanoscale molecular-switch crossbar circuits, Nanotechnology, 4, 462 (23)

Nanoimprint lithography can achieve the same resolution as photolithography. We have not rested on our laurels Sub-5 nm hp resolution achieved Gun-Young Jung, Gwang Ju Univ, Rep. Korea 3 nm Wei Wu Jim Ellenson 9

Example of pplication: Photonic Crystal Nanophotonic Interconnects Corvallis development and manufacturing site got involved Designs, develops and manufactures inkjet cartridges. Investigate various nanoimprint lithography techniques hermal, UV, roll-to-roll Identify key development areas Moletronic mosaics could be: Logic Memory Sensors Integrated MUX/DMUX λ drop PD Moletronic mosaic Moletronic tiles Moletronic mux/demux EOM λ add Photonic Crystal Nanophotonic Interconnects Information capacity independent of length Nanoscale multiplexing: nanophotonic interconnects (massive parallelism) Integrated onto the circuit using nanoimprinting. (Cost effective). Jim Ellenson

Photonic crystal waveguide successfully fabricated by nanoimprint lithography --Jim Ellenson, im Hostetler, Ray Beausoleil, Hewlett Packard Jim Ellenson

Photonic Imprinted Structures using Molecular Imprints Step and Flash (S-FIL M ) Jim Ellenson 2

IRS roadmap 25 Jim Ellenson 3

Getting to the Next Level What are the key areas and challenges to introduce nanoimprint as a Next Generation Lithography. Jim Ellenson 4

Key areas and challenges with nanoimprint Creation of templates emplate cleaning Defects after build (particles), Defect inspection CD & overlay metrology (Image placement) ool adapters for 65mm blank processing emplate fragility emplate patterning emplate is x instead of 4x as in current photomask Need of next generation tools to create higher resolution features. Dense lines @ 3 nm half-pitch Jim Ellenson 5

Key challenges for nanoimprint: Inspection tools will have to be improved Etch Measure CD Wet processing Container 27.2% 4X PSM 24.% X Nanoimprint 29.5% 4X BIM Pellicle Repair Pattern Inspect 4X Mask Blank Write Cost of tools and consumables for process step X Mask Yield for pattern placement Yield for unrepairable defects Relative Mask type mask cost Yield for CD 45nm BIM. 4% 85% 9% 45nm PSM.6 4% 85% 85% 45nm Nanoimprint.92 39% 69% 9% 45nm EUV BIM.69 5% 85% 9% Scott Hector, Freescale Jim Ellenson 6

Commercial emplate Process Route st or Primary write (imprint pattern) 2 nd Level write (mesa) Dicing Prep Resist XÅ hin Cr CrO x Cr Quartz/SiO 2 Å 5Å 6.35 mm 5μm Litho PEB DEV Cr Etch Resist Strip Quartz Etch Coat Litho DEV Cr Strip BOE (Mesa) Resist Strip Coat Dice Resist Strip/Clean Cr Strip Clean Jeff Myron, Molecular Imprints Jim Ellenson 7

U emplate Process Route Resist CrO x Cr Flip Process Quartz/SiO 2 st Level write (mesa) Dicing Prep 2 nd Level write (imprint pattern) XÅ Å 5μm Coat Litho DEV Cr Strip BOE (Mesa) Resist Strip Coat Dice Resist Strip/Clean Litho PEB DEV Cr Etch Resist Strip Quartz Etch Cr Strip Clean Jim Ellenson 8

Key areas and challenges with nanoimprint Material and Process Understand etch bias of imprinted materials CD control of etches Variation across die, wafer Defects induced by etch process. Integration on nanoimprint materials into existing processes. Cost of Ownership Study Study on imprint fluid modeling Defectivity of nanoimprinting Jim Ellenson 9

Conclusions Nanoimprint is a classic disruptive technology Near term market: low cost nanoscale devices Slowly move up the food chain to challenge main stream photolithography Investigations into key areas are needed to understand nanoimprint nt technology capabilities. Colleagues Gun-Young Jung, Wei Wu, Xuema Li, Z. Yu, Z. Li, S.-Y. Wang HP Labs, Palo lto C cknowledgments Scott Hector, Freescale Semiconductor Jeff Myron, Molecular Imprints Jim Ellenson 2

hank you! Jim Ellenson 2