Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C

Similar documents
Packaging Technologies for SiC Power Modules

Power Electronics Packaging Revolution Module without bond wires, solder and thermal paste

Advanced Power Module Packaging for increased Operation Temperature and Power Density

Long-term reliability of SiC devices. Power and Hybrid

Chips Face-up Panelization Approach For Fan-out Packaging

SLID bonding for thermal interfaces. Thermal performance. Technology for a better society

Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip

Automotive Electronic Material Challenges. Anitha Sinkfield, Delphi

Available online at ScienceDirect. Procedia Engineering 79 (2014 )

Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply

WorkShop Audace. INSA ROUEN 8 juin 2012

Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S.

Recent Advances in Die Attach Film

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

Key words: microprocessor integrated heat sink Electronic Packaging Material, Thermal Management, Thermal Conductivity, CTE, Lightweight

Power Cycling Test

ALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY

LED Die Attach Selection Considerations

PCB Technologies for LED Applications Application note

TIMAwave a novel test stand for thermal diffusivity measurement based on the Angstrom s method

High Yield Dicing of 100 mm and 150 mm SiC Wafer with High Throughput

Keeping Cool!: selecting high performance thermal materials for LED Lighting applications. Ian Loader 25/03/14

Making the most out of SiC. Alexander Streibel, Application Engineer

PCTB PC-LAB. Power Cycling Testbench for Power Electronic Modules. Power Cycling Test Laboratory

Failure Modes in Wire bonded and Flip Chip Packages

FRAUNHOFER INSTITUTE FOR RELIABILITY AND MICROINTEGRATION IZM DEPARTMENT WAFER LEVEL SYSTEM INTEGRATION BERLIN

Fraunhofer IZM Berlin

MATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS

An Innovative High Throughput Thermal Compression Bonding Process

Optimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication

NOVEL MATERIALS FOR IMPROVED QUALITY OF RF-PA IN BASE-STATION APPLICATIONS

Interface Degradation of Al Heavy Wire Bonds on Power Semiconductors during Active Power Cycling measured by the Shear Test

3D FRACTURE MECHANICS ANALYSIS OF UNDERFILL DELAMINATION FOR FLIP CHIP PACKAGES

Nondestructive Internal Inspection. The World s Leading Acoustic Micro Imaging Lab

Panel Discussion: Advanced Packaging

Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version

COFAN USA. Meeting your Project needs.

KGC SCIENTIFIC Making of a Chip

Avatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications

Silicon Nitride Substrates for Power Electronics. Ulrich Voeller, Bernd Lehmeier

Sample Preparation for Mitigating Tin Whiskers in alternative Lead-Free Alloys

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

Quality and Reliability Report

RF System in Packages using Integrated Passive Devices

Composition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal

Selection and Application of Board Level Underfill Materials

3D-WLCSP Package Technology: Processing and Reliability Characterization

Qualification Report. June, 1994, QTP# Version 1.1 CY7C46X/47X, MINNESOTA FAB MARKETING PART NUMBER DEVICE DESCRIPTION. Cascadable 32K x 9 FIFO

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

Discrete Capacitor & Resistor Issues. Anthony Primavera Boston Scientific CRM 11/13/06

Intel Pentium Processor W/MMX

A New Thermal Management Material for HBLEDs based on Aluminum Nitride Ceramics

AN IGBT Module Reliability Application Note AN April 2015 LN32483 Author: Dinesh Chamund

3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan

Toyota Prius 4 PCU Power Modules

CHARACTERISATION OF INTERFACIAL CRACKING IN MICROELECTRONIC PACKAGING

TSV Interposer Process Flow with IME 300mm Facilities

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

Effects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages

Analog, MEMS and Sensor Group (AMS)

Typical Properties. THERMATTACH Dielectric Thickness Thermal Material Strength Carrier Color inches (mm) Impedance Features/Typical Applications (Vac)

Three-Dimensional Flow Analysis of a Thermosetting. Compound during Mold Filling

Investigation of Interface Delamination of EMC-Copper Interfaces in Molded Electronic packages

Simulation of Embedded Components in PCB Environment and Verification of Board Reliability

High Efficiency UV LEDs Enabled by Next Generation Substrates. Whitepaper

curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015)

Semiconductor IC Packaging Technology Challenges: The Next Five Years

SCV Chapter, CPMT Society, IEEE September 14, Voids at Cu / Solder Interface and Their Effects on Solder Joint Reliability

Development of a New-Generation RoHS IGBT Module Structure for Power Management

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Joining of Dissimilar Automotive Materials

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

Quality and Reliability Report

HBLED packaging is becoming one of the new, high

Die Attach Film Performance in 3D QFN Stacked Die.

FABRICATION AND RELIABILITY OF ULTRA-FINE RDL STRUCTURES IN ADVANCED PACKAGING BY EXCIMER LASER ABLATION

Achieving Warpage-Free Packaging: A Capped-Die Flip Chip Package Design

EV Group 300mm Wafer Bonding Technology July 16, 2008

History and Future Development of Heat Spreader Products

Gage Series Stress Analysis Gages

Close supply chain collaboration enables easy implementation of chip embedded power SiP

FLIP CHIP CHIP ON BOARD SMT ENGINEERING OPTO PACKAGING SUPPLY CHAIN MANAGEMENT TESTING YOUR INNOVATIVE TECHNOLOGY PARTNER PRODUCTION CONCEPT

c/bach, 2-B Pol. Ind Foinvasa Montcada i Reixac (Barcelona) SPAIN Tel FAX

The 3D Silicon Leader

MATERIALS CHALLENGE FOR SHINGLED CELLS INTERCONNECTION

HEAT SPREADERS. Heat Spreaders. and C-Wing

Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Thermal Symposium August Minteq International, Inc. Pyrogenics Group A Thermal Management Solution for State-of-the-Art Electronics

Plasma for Underfill Process in Flip Chip Packaging

System Level Effects on Solder Joint Reliability

Board Level Reliability Improvement in ewlb (Embedded Wafer Level BGA) Packages

Simulation Study on the Warpage Behavior and Board-level Temperature Cycling Reliability of PoP Potentially for High-speed Memory Packaging

Development of Exposed Die Large Body to Die Size Ratio Wafer Level Package Technology

Integrated Copper Heat Slugs and EMI Shields in Panel Laminate (LFO) and Glass Fanout (GFO) Packages for High Power RF ICs

Hot Chips: Stacking Tutorial

System-in-Package (SiP) on Wafer Level, Enabled by Fan-Out WLP (ewlb)

The Morphology Evolution and Voiding of Solder Joints on QFN Central Pads with a Ni/Au Finish

Reliability Qualification Report

Transcription:

EPRC 12 Project Proposal Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C 15 th August 2012 Page 1

Motivation Increased requirements of high power semiconductor device module for future automotive, aerospace and green & renewable energy industry Emerging wide band gap power devices : SiC and GaN can be operated >220 o C Renewable energy Electronic Vehicle 2 Source: Yole Source: Nissan Electronic Railway Source: Infineon Aerospace Hybrid Vehicle Page 2 Source: Toyota

Technology Trends 3 Technology trends for high power module and discrete : High temperature endurable materials >220 o C (silver sintering, encapsulations) High reliable and low stress interconnections (foil interconnects, ultrasonic bonding) Thermal cooling solution (Dual-side cooling / micro-channel cooling ) Source: Yole Page 3

4 Challenges to be Addressed Power Source Interconnection Power cycling endurance Temp cycle endurance Process optimization inter-metallic diffusion Thermal & Electrical properties Substrate (DBC) Temp cycling endurance Adhesion with Encapsulation Adhesion between Cu/Ceramic Surface finish Thermal & Electrical properties Encapsulation Materials Thermal endurance >220C Void free processing Lower stress (CTE, Modulus) High power insulation Moisture barrier Delamination free Power Module Plastic case Encapsulations Diode IGBT DBC substrate Base plate Wire Passive Passive component attach Thermal endurance >220C Void free processing Temp cycle endurance Electrical conductive Metallization > 220C Power Device Attach Thermal endurance >220C Void free processing Lower stress (CTE, Modulus) Electrical conductive Die backside metallization Power Discrete Wire IGBT Heat spreader Base plate (system board) Lead frame Thermal interface materials Thermal endurance > 220C Temp cycle endurance Delamination & fracture Thermal conductivity Reliability testing methodologies Reliability test spec Reliability testing method Failure Analysis / reliability model Modeling and predictions Thermal characterization Mechanical characterization Electro-thermal-mechanical coupling Reliability model (power cycling) Page 4

Objective Development and characterization of power semiconductor packages for high junction temperature endurable (>220 o C) solutions for next generation devices, including the following: Material solutions for TV1 and TV2 High temperature endurable die attach (Ag sintering, TLP bonding, Cu-Cu bonding) DBC surface finish option (Ni/Au finish, ENIG ) High temperature endurable encapsulation materials (High T g EMC) Cu based interconnection through EMWLP RDL process Thermal management solutions for TV1 and TV2 Dual side cooling structure package development and packaging process optimization High temperature endurable, high conductive TIM materials ( Ag sintering ) Package characterization and Reliability for TV1 and TV2 Mechanical &Thermal modeling and characterization Power cycling modeling : electro-thermal- mechanical coupled analysis Reliability and failure analysis Conventional Power Module Diode Plastic case Encapsulations DBC substrate IGBT Project Proposal Wire Passive TV1* : Novel Dual side cooling Power Module Top RDL layer Diode * To be finalized with members input Heat spreader IGBT Page 5 Wire Base plate Conventional Power discrete * IGBT Heat spreader Base plate (system board) Lead frame * Conventional test vehicle with new material option can be considered as project test vehicle on the basis of members assembly support Heat spreader TV2* : Novel Dual side cooling Power Discrete Heat spreader IGBT Heat spreader

Design Optimization and Reliability Prediction for Power Module/Discrete with Dual Side Cooling Structural modeling and interconnection life prediction for novel dual side cooling power module Power source/gate/drain RDL design optimization for stress minimization Interconnection fatigue life prediction (plastic constitutive model for Cu RDL) Packaging material properties effect on the investigation Electro-thermo-mechanical coupled power cycling impact modeling Thermal modeling and characterization Thermal resistance modeling for selected material set and design Experimental Thermal resistance Rth jc characterization Liquid based active cooling investigation Page 6 Ref. Hua Lua et al. Lifetime Prediction for Power Electronics Module Substrate Mount-down Solder Interconnect Proceedings of HDP 07 Ref. Institute of Microelectronics Dual side cooling effect T jmax decreased compared with single side cooling

High Temperature Endurable Materials for Power Module with T jmax > 220 o C High Temperature Power Device interconnection development High temperature endurable die attach (drain) Micro/Nano Ag sintering (pressure less) TLP bonding : Cu-Sn(415 o C), Ag-Sn(480 o C) Direct Cu-Cu ultrasonic bonding Device backside metallization Substrate surface finish option (Ni/Au finish, ENIG) Power source and gate interconnect through Electrolytic Cu Patterning Ref. Institute of Microelectronics Micro Ag particles sintered by pressure less process TLP bonding (Cu-Sn) used in Infineon XT modules in 2010 High Temperature Endurable Compounds Development High glass transition temperature (T g >200 o C) High thermal conductive compounds (~3W/m-K ) Compatible with Wafer level fan-out process Investigation on thermal degradation (< 3%wt) with continuous exposure to 220 o C Low stress, low thermal mismatch Page 7 Chin-Lung Chiang et.al Thermal stability and degradation kinetics of novel organic/inorganic epoxy hybrid Thermochimica Acta 453 (2007) thermal degradation kinetics for epoxy

High Temperature Endurable Materials for Power Module with T jmax > 220 o C Thermal Interface Material investigation High conductive /temperature endurable Metallic TIM (Ag sintering) with high power insulation layer (Al 2 O 3 ) Polymeric TIM with conductivity > 4W/m-K Thickness control Thermal performance consistency investigation after reliability test High Temperature Endurable Dielectric passivation layer High glass transition temperature (T g >200 o C) BCB, Polyimide photo sensitive PR Compatible with Wafer level fan-out process Investigation on thermal degradation (< 3%wt) with continuous exposure to 220 o C Low stress, low thermal mismatch Source : Danfoss Ag sintering for TIM TIM layer crack propagation Source : Danfoss Page 8

Dual Side Cooling Power Module Process Optimization and Reliability Assessment Dual side Cooling Power Module Assembly Process development Cu clip (Ag plated) attachment / alignment Evaluation of molding material Liquid, Granular Process condition (Temperature, time, pressure) Module shift analysis & control Die/ module pick & place tolerance Minimum clearance between die Warpage control Heat spreader attach and TIM process IME s Novel Dual side Cooling Power Module Assembly Process Reliability Assessments for High Power Application Temperature cycling (Test condition : TBD* 1 ) High Temperature Storage ( 220 o C/ 1000 hrs ) HAST (non-biased) Power Cycling test (optional* 2 ) Failure analysis Tilo Poller et al. Influence of thermal cross-couplings on power cycling lifetime of IGBT power modules CIPS 2102 Power cycling : IGBT with 300W,10Hz Page 9 *1 To be finalized with members input *2 Need member s support on actual SiC wafer and testing

Page 10 Thermal and Structural optimization and life prediction for novel dual side cooling power module Interconnection fatigue life prediction (plastic constitutive model for Cu RDL) Packaging material properties effect on the test vehicle Thermal modeling characterization for selected material set and test vehicles Electro-thermo-mechanical coupled power cycling impact analysis T jmax >220 o C : High Temperature Endurable Power Device Packaging material Solutions (interconnect/encapsulation/tim) High temperature endurable die attach material characterization using Micro/Nano Ag sintering, TLP bonding, Direct Cu-Cu ultrasonic bonding Power source and gate interconnect through Electrolytic Cu Patterning Wafer level Fan-out compatible compounds characterization TIM process optimization for dual side application Dual side Cooling Power Module Assembly Process development Copper clip (Ag plated) attachment / alignment Mold Process condition optimization (Temperature, time, pressure) Heat spreader attach and TIM process Reliability Assessments & F/A for Novel High Power Module Temperature cycling High Temperature Storage / Low Temperature Storage HAST (non-biased) Power Cycling test (optional) Failure analysis * To be finalized Possible Research Outcome*

Members Inputs Project Flow Finalize Project scope and test vehicles specifications Identify high thermal endurable materials and evaluation (Members to provide inputs) Scope Planning Material investigation Process and assembly Modeling & characterization Final reliability Thermal Modeling & Simulation Analysis Mechanical Modeling & Simulation Analysis on stress and reliability Initial Material evaluation and quick reliability test TV1,2 Dual cooling effect Power cycling modeling Electro-Thermo-mechanical Test methodologies (Thermal and Reliability ) Power module EWLP Assembly process optimization. Device chip* (fabrication/purchase) EWLP process modeling flow/warpage TV1 Thermal performance sample matrix TV2 Thermal performance sample matrix TV2 Reliability test sample matrix TV1 Reliability test sample matrix Note: * Electric testing will be carried out based on device chip availability Project Time line and schedule : Nov 2012 to June 2014 Page 11 Thermal performance testing Dual side cooling effect analysis with active cooling Reliability testing Failure analysis and report writing

Page 12