Design for Testability Guidelines. Conventional and EC-1 In-Circuit Test Fixtures

Similar documents
14. Designing with FineLine BGA Packages

10 Manor Parkway, Suite C Salem, New Hampshire

Taking the LED Pick and Place Challenge

Fairchild Semiconductor Application Note January 2001 Revised September Using BGA Packages

3M Electrically Conductive Adhesive Transfer Tape 9707

TMS320C6000 BGA Manufacturing Considerations

Precision Engineered Parts

Extended-Frequency SMA Connectors

SR16 Series. Features: All Dimensions in mm SR16-1

Process & Capability Manual (Vol )

6.4 Multiple Load Path Structure

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD

DESIGN FOR MANUFACTURABILITY AND ASSEMBLY (DFMA) 1.0 Scope

PCB Mount VIA Soldering Guidelines

Experience in Applying Finite Element Analysis for Advanced Probe Card Design and Study. Krzysztof Dabrowiecki Jörg Behr

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015)

Flexible Printed Circuits Design Guide

NCAB Group PCB Specification

FIVE STAR PRODUCTS, INC. (800)

Key words: microprocessor integrated heat sink Electronic Packaging Material, Thermal Management, Thermal Conductivity, CTE, Lightweight

Silicon Wafer Processing PAKAGING AND TEST

Material Selection and Parameter Optimization for Reliable TMV Pop Assembly

AVX Specialty Catalog

SECTION WATERTIGHT GATES & BARRIERS FOR FLOOD & SPILL CONTROL

The only Diamond Bearings you ll ever need.

SURFACE MOUNT ASSEMBLY OF MINI-CIRCUITS COMPONENTS

Power quad flat no-lead (PQFN) package

Section 13 Lift-Position Units

Of Bar Stock. Detect Defects Before They Impact Your Products. Albert R. Fletcher

Becoming Lead Free. Automotive Electronics. Antonio Aires Soldering Technical Specialist Visteon Corporation - Palmela Plant

Failure Modes in Wire bonded and Flip Chip Packages

I. Overview. General Considerations

RST INSTRUMENTS LTD.

Recommended Land Pattern: [mm]

Following this guideline enables proper treatment of the relays during the critical phase in the relay life.

Soldermasks - Processes and Properties

Motorola PC603R Microprocessor

Trench Duct Class Catalog 5230CT9601R10/08

global solutions : local support ª Board Level Shields and Contacts

Test Validation Modules Installation and Operating Manual

Engineering Design Analysis (Physics of Failure)

SMT Quick-Tips: selecting a wave. Robert Voigt, DDM Novastar

Brief History. BetaTron Electronics Inc. was established in 1982 and has enjoyed 29 years in business in Albuquerque, NM.

AMERICAS Tel or Tel CHINA, SHENZHEN Tel

Arch. Metall. Mater. 62 (2017), 2B,

DESIGN CALCULATIONS INSTA-FOOTING LOAD BEARING CAPACITIES ON CONCRETE SLAB. January 14, 2017 Rev -

High Throughput Laser Processing of Guide Plates for Vertical Probe Cards Rouzbeh Sarrafi, Dana Sercel, Sean Dennigan, Joshua Stearns, Marco Mendes

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

Alignment Problems and Techniques for Saw Grinders

Design for Flip-Chip and Chip-Size Package Technology

bans the use of lead, mercury, cadmium, hexavalent chromium and polybrominated biphenyls (PBB) or polybrominated diphenyl ethers (PBDE).

Vertical Probe Mechanical & Thermal-electrical Characterization using Finite Element Analysis Yan Chen

LANDSCAPE RETAINING WALLS

TEST REPORT. Rendered to: KEYLINK FENCING & RAILING, INC. For: PRODUCT: Lancaster Series. TYPE: Aluminum Level Guardrail System

Newsletter. Test Services & Failure Analysis Laboratory. April The Reality of Flip-Chip Solder Bump Electromigration Failure INSIDE THIS ISSUE

Foam-in-Bag Packaging at the Touch of a Button

Work Holding. Manufacturing Tooling 4. Work Holding Principles. Nageswara Rao Posinasetti

Tackling process variation in manufacturing the benefits of modern process control techniques

Rockwell R RF to IF Down Converter

Optimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication

TECHNICAL SPECIFICATION

FrelTec GmbH. Multi-Layer Power Inductor SMD

BRUSHES WITH SHANK 62 63

Paver and Ground lights - Anchor Plate

Bob Willis Process Guides

General Information on the Assembly and Solder Pad Design of the DRAGON Family Application Note

SP Standard Profile. Flanged to Duct Install Type THERMAL BREAKS OPPOSED ACTION PARALLEL ACTION. T.A. Morrison & Co. Inc.

Push Fit Drain, Waste and Vent (DWV) Fittings

SECTION ROLLER GATES

INSTRUCTIONS FOR THE ASSEMBLY AND INSTALLATION OF THE VORTOX LIQUID SAMPLER

NATIONAL GYPSUM COMPANY Wood Frame Walls And Ceilings Single- And Double-Layer Construction

Welcome to the KEMET Ceramic Capacitor Flex Crack Mitigation product training module. This module will review sources of stress in surface mount

JETSEAL OMEGA SEALS JM SERIES HIGH PERFORMANCE OMEGA SEAL JETSEAL, INC. JETCAT No. 02 TEL: FAX:

PINGYORK INTERNATIONAL INC. - PCB LAYOUT/PRODUCTION - SMT/DIP/PRODUCT ASSEMBLY PRODUCTION - SAFETY APPROVAL TEST PRESENTATION. Updated June, 2013

No-Clean Flux Residue and Underfill Compatibility Effects on Electrical Reliability

SIMULATION OF GASKET LEAKAGE AND CO-RELATION TO DESIGN

TECHNICAL DATA SHEET DS 060

Advances in Printing nano Cu and Using Existing Cu Based Manufacturing Processes. Michael J. Carmody Chief Scientist, Intrinsiq Materials

COFAN USA. Meeting your Project needs.

Chips Face-up Panelization Approach For Fan-out Packaging

MRSI-175Ag Epoxy Dispenser

The Leader in Oilfield Coating Technology ISO 9001:2008.

Introduction. Disclaimer. Table of contents

Metal extrusion. Metal stamping

MY500 Jet Printing. Experience new levels of printing freedom

Rehabilitation Strategies for Bonded Concrete Overlays of Asphalt Pavements

ACOM DLE 120V. Low THD. LED Module AC Operating Module. Samsung AC Operating Module is reasonable solution with better uniformity and high reliability

KNITTED CONDUCTIVE EMI GASKETS

Design of the clamping system for the CNC machine tool

RAPID LINE. Test Platform for PCBs, Ceramics and Substrate Technologies

GaAs MMIC Space Qualification

Supplemental Quality Assurance Provisions

CRM-A Series High Power Thick Film Resistor

A. Product Data shall be provided for each type of product indicated.

Revision 1 RAM ELEVATORS. Elevator Electrical Planning Guide. RAM Manufacturing Ltd

Pad Crater Project Definition Stage. Joe Smetana Alcatel-Lucent For Member Meeting 2/9/2011 San Jose, CA

SECTION VIBRATION CONTROLS FOR HVAC PIPING AND EQUIPMENT

American Metal Specialties, Inc.

Transcription:

Design for Testability Guidelines Conventional and EC-1 In-Circuit Test Fixtures Revision F August 20, 2001 1. All test targets are preferred to be on one side of the PCB. ECT is quite capable of equipping fixtures with topside probing, but targeting accuracy is slightly diminished due to the additional tolerances involved. 2. Test Target-to-Component Spacing The following guidelines represent the minimum spacing allowed for placing probes relative to SMD components on the side of the board being tested. These guidelines are based on fixture drilling requirements and do not reflect any board related keep-out requirements around the component, which may limit the spacing to a distance greater than that specified below. In the following figures, the component geometry refers to the component placement boundary. Thus, all dimensions are from the edge of the component placement boundary to the center of the test target. The minimum probe-to-component distances identified below are based on the use of 100 mil Pogo probes. Tighter spacing may be achieved by using 75 mil or 50 mil Pogo probes. All dimensions shown are in inches. Standard Top Plate Component Height <.125 Rev. F, 8/20/01-1-

Standard Top Plate Component Height >.125 Component Height <.050 Manual/Automated Zeroflexing Rev. F, 8/20/01-2-

Component Height >.050 Automated Zero-Flexing Component Height >.050 Manual Zero-Flexing - Digitized Component Locations Rev. F, 8/20/01-3-

EC-1 Test Fixture Component Height <.200 Manual/Automated Zeroflexing EC-1 Test Fixture Component Height >.200 Automated Zero-Flexing Rev. F, 8/20/01-4-

EC-1 Test Fixture Component Height >.200 Manual Zero-Flexing - Digitized Component Locations 2. Test Point Spacing The minimum center-to-center spacing between test points or adjacent drilled locations is as follows. Conventional Probe/Receptacle Spacing Probe Combination Minimum Spacing 100 Mil Pogo 100 Mil Pogo.083 100 Mil Pogo 75 Mil Pogo.076 100 Mil Pogo 50 Mil Pogo.068 75 Mil Pogo 75 Mil Pogo.068 75 Mil Pogo 50 Mil Pogo.061 50 Mil Pogo 50 Mil Pogo.050 Rev. F, 8/20/01-5-

EC-1 Probe Spacing Probe Combination Minimum Spacing 100 Mil Pogo 100 Mil Pogo.065 100 Mil Pogo 75 Mil Pogo.057 100 Mil Pogo 50 Mil Pogo.052 75 Mil Pogo 75 Mil Pogo.049 75 Mil Pogo 50 Mil Pogo.044 50 Mil Pogo 50 Mil Pogo.0395 3. Test targets should be at least.125 away from the edge of the PCB or break away areas. In vacuum fixtures, this region allows gaskets to meet evenly with the board surface and create a good vacuum seal. Mechanical board handlers may require additional clearance for conveyor rails. 4. Test points should to be distributed evenly over the surface of the PCB. Areas of high probe density may cause the PCB to flex significantly, resulting in a loss of probe travel, poor probe contact with the test target and possible damage to the PCB (see also #5 below). 5. PCBs should have a minimum thickness of.062" to assist in minimizing board flex. A board stress analysis should be considered to proactively identify areas of high stress or deflection, which can be addressed and corrected during fixture build. ECT offers both 2D and 3D board stress analysis capabilities. 6. The preferred lead length is.062 or less. Avoid placing test points on excessively long leads. Additional machining may be required for long leads, which could result in additional plate deflection and compromising probe contact. 7. Solder mask should not cover any test pads or vias. 8. A solder bump should exist on test pads that are recessed below the solder mask. Ideally, and if possible, solder paste should be applied to test pads at SMT screening to promote even and consistent solder bump formation. Rev. F, 8/20/01-6-

9. All vias should be closed. Excessive open vias and unfilled component holes cause air leaks inhibiting the vacuum seal. ECT can provide a mechanical hold down gate or lid to hold the board to the top plate while vacuum is actuated. 10. Avoid placing nodes on SMT devices. This can cause damage to the device and provides minimal probe contact area. 11. Preferred board manufacturing tolerances are as follows: Tooling hole to pad/feature tolerance should be targeted at +/-.002. The diameter of the pad/feature should have a tolerance of +/-.002 The diameter of the tooling holes should have a tolerance of +.002 /-.000 12. Two tooling holes should be placed at opposite corners of the PCB. Tooling hole diameters should preferably be.125 and should be unplated. Tooling hole locations should be a minimum of.100 from the edge of the PCB. The use of diamond tooling pins should be considered to increase targeting accuracy. 13. The preferred target size is.035. However, ECT offers a full line of fixture technologies to reliably contact smaller targets. Table (1) identifies the minimum recommended target size for various types of ECT fixtures based on a false failure rate of approximately 50 parts per million (ppm). Similarly, Figure (1) provides comparison of false failure rate versus target size for the various types of ECT fixtures. Note: The results provided in Table (1) and Figure (1) are based on the following board manufacturing tolerances: +/-.004 on the location of the test target relative to the tooling hole, +/-.002 on the diameter of the test target and +/-.002 on the diameter of the tooling hole. ECT can perform tolerances studies to assess targeting accuracy for board manufacturing tolerances that differ from those listed above. Rev. F, 8/20/01-7-

Table (1) ECT Fixture Type Minimum Recommended Target Size.031 With Receptacle Alignment Plate With Large Guided Probe Holes With Small Guided Probe Holes With Small Guided Probe Holes and Diamond Tooling Pins.027.025.022.020 EC-1 Test Fixture.018 Rev. F, 8/20/01-8-

Figure (1) False Failure Rate vs. Target Size 125 100 75 50 ST Conventional Recept Align Plate Guided Probe - Lg Guided Probe - Sm Guided Probe - Diamond TP STH 25 0 0.01 7 0.01 8 0.01 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 Pad Diameter (in) Rev. F, 8/20/01-9-