22nd European Photovoltaic Solar Energy Conference, 3-7 September 2007, Milan, Italy

Similar documents
HIGH EFFICIENCY INDUSTRIAL SCREEN PRINTED N-TYPE SOLAR CELLS WITH FRONT BORON EMITTER

Publication I American Institute of Physics (AIP) Reprinted by permission of American Institute of Physics.

This is an electronic reprint of the original article. This reprint may differ from the original in pagination and typographic detail.

31st European Photovoltaic Solar Energy Conference and Exhibition APPLICATIONS OF CARRIER DE-SMEARING OF PHOTOLUMINESCENCE IMAGES ON SILICON WAFERS

Available online at ScienceDirect. Energy Procedia 55 (2014 )

EFFECT OF EXTENDED DEFECTS ON THE ELECTRICAL PROPERTIES OF COMPENSATED SOLAR GRADE MULTICRYSTALLINE SILICON

Citation for the original published paper (version of record):

RECORD EFFICIENCIES OF SOLAR CELLS BASED ON N-TYPE MULTICRYSTALLINE SILICON. Center, ISC-Konstanz, Rudolf-Diesel-Str. 15, D Konstanz, Germany

Abstract. Introduction

24th European Photovoltaic Solar Energy Conference and Exhibition, September 2009, Hamburg, Germany.

OPTIMIZATION OF A FIRING FURNACE

High Efficiency Multicrystalline Silicon Solar Cells: Potential of n-type Doping

Metal content of multicrystalline silicon for solar cells and its impact on minority carrier diffusion length

HF last passivation for high efficiency a-si:h/c-si heterojunction solar cells

Surface Preparation Challenges in Crystalline Silicon Photovoltaic Manufacturing

"Plasma CVD passivation; Key to high efficiency silicon solar cells",

a-sin x :H Antireflective And Passivation Layer Deposited By Atmospheric Pressure Plasma

2. High Efficiency Crystalline Si Solar Cells

2015 EE410-LOCOS 0.5µm Poly CMOS Process Run Card Lot ID:

Temporal stability of a-si:h and a-sin x :H on crystalline silicon wafers

Device Architecture and Lifetime Requirements for High Efficiency Multicrystalline Silicon Solar Cells

Solid State Phenomena Vols (2014) pp (2014) Trans Tech Publications, Switzerland doi: /

Crystalline silicon surface passivation with SiON:H films deposited by medium frequency magnetron sputtering

Effect of Growth Process on Polycrystalline Silicon Solar Cells Efficiency.

Amorphous Silicon Solar Cells

Solar cell performance prediction using advanced analysis methods on optical images of as-cut wafers

1 INTRODUCTION 2 EXPERIMENTATION

Available online at ScienceDirect. Energy Procedia 92 (2016 )

Section 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey

Solar Energy Research Institute of Singapore (SERIS), National University of Singapore (NUS), Singapore

Available online at ScienceDirect. Energy Procedia 55 (2014 )

Section 4: Thermal Oxidation. Jaeger Chapter 3

COMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING

Atomic Layer Deposition

High Temperature Oxygen Out-Diffusion from the Interfacial SiOx Bond Layer in Direct Silicon Bonded (DSB) Substrates

R&D ACTIVITIES AT ASSCP-BHEL,GURGAON IN SOLAR PV. DST-EPSRC Workshop on Solar Energy Research

EFFECT OF HYDROGEN, CERIUM AND TUNGSTEN DOPING ON INDIUM OXIDE THIN FILMS FOR HETEROJUNCTION SOLAR CELLS

Imperfections: Good or Bad? Structural imperfections (defects) Compositional imperfections (impurities)

Implant-cleave process enables ultra-thin wafers without kerf loss

Carpenter CTS BD1 Alloy

Passivation of silicon wafers by Silicon Carbide (SiC x ) thin film grown by sputtering

N-PERT BACK JUNCTION SOLAR CELLS: AN OPTION FOR THE NEXT INDUSTRIAL TECHNOLOGY GENERATION?

Silicon Wafer Processing PAKAGING AND TEST

27th European Photovoltaic Solar Energy Conference and Exhibition ANALYSIS OF MONO-CAST SILICON WAFER AND SOLAR CELLS

WET-CHEMICAL TREATMENT OF SOLAR GRADE CZ SILICON PRIOR TO SURFACE PASSIVATION

Radiation Defects and Thermal Donors Introduced in Silicon by Hydrogen and Helium Implantation and Subsequent Annealing

Cold Spray Coatings of Al Alloys for Corrosion Resistance

Available online at ScienceDirect. Energy Procedia 55 (2014 )

Presented at the 29th European PV Solar Energy Conference and Exhibition, September 2014, Amsterdam (NL)

Process steps for Field Emitter devices built on Silicon wafers And 3D Photovoltaics on Silicon wafers

Evaluation of Precipitates Type in Brasses as a Function of Charge Material

Fabrication Technology

Impurities in Solids. Crystal Electro- Element R% Structure negativity Valence

Learning Objectives. Chapter Outline. Solidification of Metals. Solidification of Metals

Single-Seed Casting Large-Size Monocrystalline Silicon for High-Efficiency and Low-Cost Solar Cells

Reclaimed Silicon Solar Cells

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

Where do we start? ocreate the Universe oform the Earth and elements omove the elements into their correct positions obuild the atmosphere and oceans

1. Introduction. What is implantation? Advantages

Boron doped diamond deposited by microwave plasma-assisted CVD at low and high pressures

R Sensor resistance (Ω) ρ Specific resistivity of bulk Silicon (Ω cm) d Diameter of measuring point (cm)

Acid leaching technology for obtaining a high-purity of silica for Photovoltaic area

Photolithography I ( Part 2 )

p-si Industrial Application of Uncapped Al 2 O 3 and Firing-Through Al-BSF In Open Rear Passivated Solar Cells ARC SiN x Ag contacts n ++ p ++ Al-BSF

Plating on Thin Conductive Oxides for Silicon Heterojunction Solar Cells

2007 Elsevier Science. Reprinted with permission from Elsevier.

Kerf! Microns. Driving Forces Impact of kerf is substantial in terms of silicon usage 50 % of total thickness for 100 mm wafers

Lecture 10: MultiUser MEMS Process (MUMPS)

Doping and Silicon Reference: Chapter 4 Jaeger or Chapter 3 Ruska

SEMASPEC Test Method for Metallurgical Analysis for Gas Distribution System Components

Ultra High Barrier Coatings by PECVD

Anodic Aluminium Oxide for Passivation in Silicon Solar Cells

Fig 1.1 Band Gap for Six-Junction Tandem Stack

The Pennsylvania State University. The Graduate School. Graduate Program in Materials Science and Engineering

Formation and Annihilation of Hydrogen-Related Donor States in Proton-Implanted and Subsequently Plasma-Hydrogenated N-Type Float-Zone Silicon

PROCESSING OF HIGH EFFICIENCY SILICON SOLAR CELLS

Effect of Stress Relief Annealing and Homogenizing Annealing on the Microstructure and Mechanical Properties of Cast Brass.

Chapter 1.6. Polished Single-Crystal Silicon, Prime Wafers (all numbers nominal) Wafer Specification Table. Diameter 100 mm 4-inch 150 mm 6-inch

Lecture 4. Oxidation (applies to Si and SiC only) Reading: Chapter 4

Lecture 8. Deposition of dielectrics and metal gate stacks (CVD, ALD)

New Metallization Concept for High Efficiency/Low Cost c-si Photovoltaic Solar Cells

Advances in PassDop technology: recombination and optics

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Overview of solar energy in Norway Vebjørn Bakken

Solar Cell Texturing: A Simplified Recipe. T. Vukosav, P. Herrera, and K. A. Reinhardt

Water Vapor and Carbon Nanotubes

Definition and description of different diffusion terms

Surface Micromachining

Families on the Periodic Table

The influence of Mg 17 Al 12 phase volume fraction on the corrosion behaviour of AZ91 magnesium alloy. Andrzej Kiełbus* and Grzegorz Moskal

Production of PV cells

J. M. Nieuwenhuizen and H. B. Haanstra

Fabrication Techniques for Thin-Film Silicon Layer Transfer

Characterization of Coatings on Grey Cast Iron Fabricated by Hot-dipping in Pure Al, AlSi11 and AlTi5 Alloys

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

CSI G SYSTEMS CSI GAS DELIVERY SUPPORT. Chemical Vapor Deposition (CVD)

Nonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley

Replacement of silver in silicon solar cell metallization pastes containing a highly reactive glass frit: Is it possible?

International Conference on Material Science and Application (ICMSA 2015)

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Transcription:

EFFECT OF IMPURITIES ON THE MINORITY CARRIER LIFETIME OF SILICON MADE BY THE METALLURGICAL ROUTE Arve Holt 1, Erik Enebakk 2 and Anne-Karin Soiland 2 1 Institute for Energy Technology, P.O. Box 24, NO-2027 Kjeller, Norway, mailto:arve.holt@ife.no 2 Elkem Solar AS, P.O. Box 8040, NO-4675 Vågsbygd, Norway ABSTRACT: The objective of this study has been to investigate the relationship between the impurity level and the minority carrier lifetime of solar grade silicon made by the metallurgical route by Elkem Solar (ES). The wafers have been characterised by microwave photo conductance decay (µ-pcd), FeB-pair splitting and neutron activation analyses (NAA). The results of the minority carrier lifetime measurements show higher minority carrier lifetime of ES-wafers compared with results from wafers based on poly silicon material. A P-gettering processes has successfully been introduced, showing an average improvement by a factor larger than two. At [Fe] of about 10 13 atoms/cm 3 clustering starts to form in the red zone near the border of edge wafers. It is assumed that these clusters are electrically less active. This is supported by the increase of lifetime near the edge in the red zone. Most likely iron silicide clusters are formed. Keywords: defect engineering, P-gettering, annealing 1 INTRODUCTION One of the bottlenecks in order to ramp up the production of silicon solar cells and to reduce the price of solar panels further are the shortage of silicon feedstock of high enough quality. Traditionally feed stock for the silicon based solar cell industry has been produced through the silane or TCS route. However today several new methods for making silicon feedstock are under development. Elkem Solar (ES) has been focusing making solar grade silicon made by the metallurgical route [1]. The objective of this study has been to investigate the relationship between the impurity level and the minority carrier lifetime of ES solar grade silicon and to compare the electrical properties of the wafers based on ES material with wafers based on material produced through the silane route. 2 EXPERIMENTAL SETUP Detailed mapping of lifetime of minority carriers have been studied at nine different positions in an ES edge block. In parallel wafers from an edge block produced from poly silicon by another manufacturer have also been investigated as a reference. The lifetime has been measured on as cut wafers and after different processing steps: i) temperature annealing, ii) emitter formation, and iii) high temperature gettering. The lifetime of the minority carriers has been characterised by microwave photo conductance decay (µ- PCD) method. The bulk [Fe] have been studied by FeBpair splitting by comparing the lifetime measurements before and after light soaking. The calculations where based on the equation $ 1 1 ' N Fe = C µ"pcd & " %# before # ) after ( where C µ-pcd = 3.4 10 13 µs/cm 3 were used. Although the correctness of the C µ-pcd value is questionable, this method is useful to see the [Fe] variation across the wafer., The impurity concentration has been measured by neutron activation analyses (NAA). All the samples in this study were chemically polished at room temperature in a fresh CP4 solution consisting of 10 parts concentrated HNO 3, 5 parts of concentrated CH 3 COOH and 2 parts 48% HF. Typically 15-20 microns were etched away on each side. The samples were then etched in a fresh piranha solution consisting of 3 parts of H 2 O 2 and 10 parts of H 2 SO 4. Before the P-gettering processing the samples were etched in a 5% HF solution prior to the process of spraying on the liquid diffusion source on both side of the samples. The diffusion source solvent was baked away by a heat treatment in an own for 10 minutes at 200 C. In this study different temperature profiles in our belt furnace were used during P-gettering processing. After the gettering process the phosphorous rich surface layer was etched away by CP4 followed by a piranha etch. For life time measurements the both front and back surfaces were passivated by going through a CP4 etch, piranha etch and a HF etch, followed by adding amorphous silicon on both sides by using PECVD technique [2,3]. 3 RESULTS AND DISCUSSIONS 3.1 Initial lifetime of samples before P-gettering The results for the lifetime of minority carriers in nine different positions in an ES edge block are shown in Table 1 and on a reference edge block in Table 2. Position one corresponds to samples at the bottom of the block and samples from position nine correspond to samples from the top of the block. Table 1: Initial lifetime of an ES edge block Pos! (µs)! in bulk (µs)! edge zone (µs) 1 1,2 1,5 0,8 2 3 4,4 0,5 3 7,8 11,3 0,7 4 20,4 29,7 0,9 5 40,9 62,1 1,0 6 49,5 72,8 1,1 7 51,2 77,0 1,1 1155

8 60,2 90,5 1,0 9 54,6 80,0 1,2 It is therefore expected a negative gradient of the [Fe] all the way from the edge. Table 2: Initial lifetime of a reference edge block Pos! (µs)! in bulk (µs)! edge zone (µs) 1 34 59,2 3,5 2 3 46 60,1 5,7 4 38 63,0 5,9 5 41 43 10,0 6 50 63 5,6 7 60 70 7,1 8 48 50 12 9 44 54 14 Both tables show three columns of results. The first column shows the average lifetime (!) of the sample. The second column shows the average lifetime of wafere without taking into account the contributions from the "red" edge zones shown in Figure 1 and in Figure 2. The third column gives an average value of the red zone before lifetime starts to increase significantly. Figure 2: A lifetime map of a sample from position 7 in the reference edge block. Figure 1: A lifetime map of a sample from position 7 of an ES edge block. As seen in Table 1 the lifetime increases from about 1 µs to about 90 µs when going from bottom to the top of the ES the edge block. This increase is not present in the reference block. In the latter case the lifetime shows a constant value of about 60 µs from bottom to top. Interestingly the lifetime in the ES block goes through a minimum in the red zone when going from the edge and inwards, shown in Figure 3. This effect is not observed in the reference block. The [Fe] has been measured by Fe-B pair splitting and the results show that the [Fe] goes through a maximum in the red zone shown in Figure 4. The red zone is formed due to in-diffusion of impurities like Fe from the crucible and crucible coating. Figure 3: Initial lifetime versus distance from the edge of an ES edge block The effect lower Fe concentration near the edge is suggested to be due to formation stable Fe defect clusters in matrix above a certain concentration. These clusters are shown to be stable during the light soaking process. The clustering near the edge may also explain the enhancement in lifetime near the edge in the red zone. The clustering starts to occur at [Fe] just below 10 13 atoms/cm 3 where the peak in iron concentration is observed. In the reference block the iron concentration never reaches values higher than about 10 12 atoms/cm 3 in the red zone. Within the red zone of the reference block there is no maximum in the [Fe] observed. The high concentration of iron in the red zone of the ES wafers may be caused by long annealing times during 1156

the crystallisation process and/or due to high impurity concentration in the crucible and/or crucible coating used. In other words the electrical properties of the red zone is process related and not related to the feedstock material. compared with the ES-wafers in this study. Figure 4: [Fe] versus distance from edge of an ES edge block. 3.2 Lifetime of samples after P-gettering In this case the samples were diffused at 890 C for 20 minutes, after which the temperature was abruptly lowered to 800 C in order to slow down the P diffusion and then gradually ramped down to 700 C during one hour[4]. The resulted sheet resistance after diffusion showed about 30"/square. Figure 5: A lifetime map of a sample from position 7 of an ES edge block after P-gettering. The results of the lifetime after gettering at different positions in the ES edge block is shown in Table 3 in columns named! (µs),! in bulk (µs), and! edge zone (µs). The results from the reference block is also given in the column named! ref (µs). Table 3: Lifetime after P-gettering for ES Edge block Pos! (µs)! ref (µs)! in bulk (µs)! red zone (µs) 1 86,7 88 105,0 24,5 2 117,8 76 145,0 24,7 3 130,6 79 153,0 24,4 4 134,7 83 164 27,1 5 136,9 77 170 23,5 6 163,7 81 201 25,8 7 178,5 85 221 24,7 8 70 9 170,4 51 202 26,5 Figure 5 shows a lifetime map of an ES sample and Figure 6 shows an example from a reference block. As seen from the results above, the P-gettering process improves the lifetime dramatically for the ES material. In the bulk the average lifetime increases from about 70 to 170 µs. However in the regions with low lifetime initially there is not observed any improvements after the gettering process, seen by comparing Figure 1 and Figure 5. Improved lifetime after gettering has been shown by many and most recently by Tan et al. [5], Bentzen et al.[6] and by P. Manshanden and L. Geerligs[7]. However these studies shows overall lower lifetime values Figure 6: A lifetime map of a sample from position 7 in the reference edge block after P-gettering. Interestingly for the reference samples, the red zone area is completely removed after the P gettering process, while for ES material the red zone has been reduced dramatically. Figure 9 shows line profiles before and after P-gettering from position 2 of an ES edge block. As seen from the figure the red zone after gettering of the ES material reflects the area where clustering of defects have occurred. However note the remaining red zone area has been proved with more than an order of magnitude. Line 1157

profiles of the lifetime from the edge are shown in Figure 7. 3.4 Annealing The lifetime has been studied after annealing at different temperatures. The results of the annealing studies are shown in Figure 9 for one position in the ES edge block. Also included are the results from the initial and P-gettered wafer at the same position. As shown, the effect after annealing is highest in the temperature range 500-600 C. This improvement has also previously been reported by others [8]. However in this study the P- gettering process shows much higher improvement with respect on lifetime. This is the case both in the red zone region and in the bulk region not contaminated during crystallisation. Interestingly the lifetime profiles shows two peaks in the red zone part after annealing. This may be due to different cluster regimes. At 600 C this effect is largest. Figure 7: Lifetime versus distance from the edge of an ES edge block after gettering 3.3 P-gettering at different temperatures P-gettering has been preformed at different temperatures both for the ES and the reference material for 150 minutes. The results are shown in Table 4 and in Figure 8. At 800-900 C the effect of gettering is highest with more than doubling of the lifetime performance. P- gettering also in this case has the largest impact on the wafers based on ES material. Table 4: Results of lifetime measurements given in!s from P-gettering processes at different temperatures 700 C 800 C 900 C 890 C * ES m 50 118 129 159 ES r 3,8 6,4 16,3 25,8 Ref m 59 106 110 81 * Temperature ramps and hold times equal to the set-up described in section 3.2. Figure 9: Lifetime profiles after annealing at different temperatures from position 2 of an ES edge block The results of lifetime measurements on the reference block after annealing at different temperatures are shown in Figure 10. In this case annealing shows best results at the lowest temperature. Note also the presence the red zone also after annealing. Figure 8: Lifetime profiles after P-gettering at different temperatures from position 5 of an ES edge block. Figure 10: Lifetime profiles after annealing at different temperatures of a reference edge block. 1158

3.5 NAA analyses Neutron activation analyse has been used to determined the bulk impurity level. Samples from two blocks have investigated one centre block from ES and one reference edge block made from poly silicon. The results from the study are shown in Table 5. Except for the [Na] and the [Co], the overall impurity concentration is higher for the ES material. Please also note the reference block is also contaminated from the crucible and coating since it is an edge block. Even though, the measured lifetime is higher for the ES material. This may due to presence of other elements causing internal gettering. These inclusions are currently being investigated. Table 5 Impurity concentration given in atoms/cm 3 measured by using NAA. ES B ES C ES T Ref B Ref C Ref T Fe 4.8e14 5.3e14 5.2e14 4.2e14 1.9e14 1.8e14 Cu 4.3e15 4.1e15 4.1e15 4.4e15 2.6e15 3.0e15 Cr 3.8e13 4.9e13 3.7e13 6.6e13 2.5e13 2.9e13 Co 1.2e13 7.3e12 1.8e13 5.5e12 4.1e12 4.6e12 Sb 5.2e12 2.8e12 1.5e12 1.4e12 2.2e12 2.2e12 Zn 5.1e13 4.5e13 6.1e13 4.3e13 2.6e13 3.3e13 As 4e13 5.2e13 7.2e13 1.7e13 2.3e13 4.3e13 Na 3.8e13 4.3e13 6.5e13 4.5e13 5.9e13 3.5e13 4 CONCLUSIONS The results of the minority carrier lifetime measurements show higher minority carrier lifetime of ES-wafers compared with results from wafers based on poly silicon material. Furthermore a P-gettering processes has successfully been introduced, showing on average a further improvement by a factor larger than two times, shown in Figure 11. Figure 11: Bulk lifetime of minority carriers before and after gettering at different positions of both the ES and reference edge block. At [Fe] of about 10 13 atoms/cm 3 clustering starts to form in the red zone near the edge of the sample. It is assumed that these clusters are electrically less active. This is supported by the increase of lifetime near the edge in red zone. Most likely iron silicide clusters are formed. Low temperature annealing improves the material in certain regions. However P-gettering overall gives better results. By comparing NAA and FeB-pair splitting measurements only 0.1 % of the present Fe atoms are solved as free interstitial atoms. Almost all the Fe impurities present are passivated, bonded around defects or in defect clusters or are present in form of silicide particles. 5 REFERENCES [1] C. Zahedi. et. al., "Solar grade silicon from metallurgical route " PVSEC-14, Bangkok, (2004) 26-30 [2] A. Bentzen, A. Ulyashin. A. Suphellen, E. Sauar, D. Grambole, D.N. Wright, E.S. Marstein, B.G. Svensson, and A. Holt, "Surface passivation of silicon solar cells by amorphous silicon/silicon nitride dual layers", Technical Digest of the 15th International Photovoltaic Science and Engineering Conference, (2005) 31 [3] A.G. Ulyashin, A. Bentzen, S. Diplas, A.E. Gunnaes, A. Olsen, B.G. Svensson, A. Suphellen, E.S. Marstein, A. Holt, D. Grambole, E. Sauar, " Hydrogen release and defect formation during heat treatments of SiNx:H/a-Si:H double passivation layer on c-si substrate" Proc. WCPEC-4, IEEE, (2006)1354-1357 [4] A. Bentzen, E. S. Marstein, R. Kopecek, and A. Holt, "Phosphorus diffusion and gettering in multicrystalline silicon solar cell processing " Proceedings of the 19th European Photovoltaic Solar Energy Conference, Paris, France, (2004) 935 [5] J. Tan, D. Macdonald, N. Bennett, D. Kong, and A. Cuevas, " Dissolution of metal precipitates in multicrystalline silicon during annealing and the protective effect of phosphorus emitters" Applied Physics Letter P91 (2007) 043505 [6] A. Bentzen, A. Holt, R. Kopecek, G. Stokkan, J. S. Christensen, and B. G. Svensson, "Gettering of transition metal impurities during phosphorus emitter diffusion in multicrystalline silicon solar cell processing", Journal of Applied Physics, 99:093509, 2006 [7] P. Manshanden and L. Geerligs, "Improved phosphorous gettering of multicrystalline silicon", Sol. Energy Mater. Sol. Cells 90 (2006) 998 [8] A.A. Istratov, T. Buonassisi, M.D. Pickett, M. Heuer, E.R. Weber, "Control of metal impurities in dirty multicrystalline silicon for solar cells", Materials Science and Engineering B 134 (2006) 282 286 1159