Interconnection Reliability of HDI Printed Wiring Boards

Similar documents
Evaluating the CAF (conductive anodic filament)

Via Life vs. Temperature Stress Analysis of Interconnect Stress Test

Low CTE / High Tg FR-4 with High Heat Resistance

Lead Free Assembly: A Practical Tool For Laminate Materials Selection

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

ThunderClad 2. TU-883 HF Very Low Loss Material. Laminates & Prepregs Mass Lamination Service Insulated Metal Substrate Materials

IBM Laminate Study Group

PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD

UL PCB Recognition what is it & why do you need to know about it

Failure Modes in Wire bonded and Flip Chip Packages

HKPCA Journal Issue 21

Flex and Rigid-Flex Printed Circuit Design

Flexible PCB Plating Through Hole Considerations, Experiences and Solutions

Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version

GRAPHIC MANUFACTURING CAPABILITY Q217-18

Qualification and Performance Specification for Flexible Printed Boards

ESPANEX L Series. Technical data sheet Nishigotanda Shinagawa Tokyo, , Japan TEL FAX

Newsletter. Test Services & Failure Analysis Laboratory. April The Reality of Flip-Chip Solder Bump Electromigration Failure INSIDE THIS ISSUE

PCB Technologies for LED Applications Application note

Characterizing the Lead-Free Impact on PCB Pad Craters

Introduction Conductors. Supply Planes. Dielectric. Vias PCB Manufacturing Process Electronic Assembly Manufacturing Process

High Tg Bromine-free Laminates for PWB Applications

High Frequency Circuit Materials Attributes John Coonrod, Rogers Corporation

inemi BFR-Free Free PCB Material Evaluation Project Chair : Stephen Tisdale Intel Corporation SMTAi Presentation August 21, 2008

2015 IEEE. REPRINTED, WITH PERMISSION, FROM Next Generation Metallization Technique for IC Package Application

IPC-TM-650 TEST METHODS MANUAL

Thermal Reliability of Laser Ablated Microvias and Standard Through-Hole Technologies as a Function of Materials and Processing

TECHNICAL DATA SHEET 1 P a g e Revised January 9, 2014

Conductive Anodic Filament Growth Failure

23 rd ASEMEP National Technical Symposium

Offshore Wind Turbines Power Electronics Design and Reliability Research

Optimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication

Highly Accelerated Thermal Shock Reliability Testing

Interlayer Dielectric (ILD) Cracking Mechanisms and their Effects on Probe Processes. Daniel Stillman, Daniel Fresquez Texas Instruments Inc.

How to select PCB materials for highfrequency

TECHNICAL DATA NEAT RESIN MECHANICAL PROPERTIES

Process & Capability Manual (Vol )

U.S. EPA-IPC Design for the Environment Printed Wiring Board Project Making Holes Conductive Performance Testing Results

1/2W, 0805 Low Resistance Chip Resistor (Lead / Halogen free)

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA

Recent Advances in Die Attach Film

Hitachi Anisotropic Conductive Film ANISOLM AC-8955YW. Issued 2007/03/30

Focus on Power: Advancements in Ceramic Capacitors. Topics. APEC 2011 Special Presentation MLCC Advancements in Ceramic Capacitors March 2011

ROLINX Laminated Busbar. Design Rules Version 01 (12/2015)

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

FLEXIBLE & RIGID-FLEX CIRCUITS TECHNICAL ENGINEERING GUIDE. Delivering Quality Since 1952.

c/bach, 2-B Pol. Ind Foinvasa Montcada i Reixac (Barcelona) SPAIN Tel FAX

Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs

TMS320C6000 BGA Manufacturing Considerations

SITV s Stack-ups and Loss. Add a subtitle

Embedding Passive and Active Components: PCB Design and Fabrication Process Variations

curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015)

Nano- And Micro-Filled Conducting Adhesives For Z-axis Interconnects

Development of System in Package

Impact of Conductive Polymer Cathode Systems with Tantalum. Capacitors. Ta Ta

Precision Engineered Parts

Design for Flip-Chip and Chip-Size Package Technology

3.0x2.0mm SMD LED WITH CERAMIC SUBSTRATE. PRELIMINARY SPEC Part Number: AT3020QB24ZS-RV Blue. Features. Material as follows: Package Dimensions

Ceramic Column Grid Array Design and Manufacturing Rules for Flight Hardware

PEC (Printed Electronic Circuit) process for LED interconnection

Datasheet RS Pro RS Series Axial Carbon Resistor 1kΩ ±5% 2W ppm/ C RS Stock No:

Space product assurance

contaminated, or if the location of the assembly house is well above sea level.

BOARD LEVEL ASSEMBLY AND RELIABILITY CONSIDERATIONS FOR QFN TYPE PACKAGES

PERFORMANCE SPECIFICATION PRINTED WIRING BOARD, RIGID GENERAL SPECIFICATION FOR

NCAB Group PCB Specification

TAIYO PSR-4000 LDI (US) (UL Name: PSR-4000 JA / CA-40 JA)

Packaging Technologies for SiC Power Modules

TECHNICAL DATA SHEET 1 P a g e Revised August, 2014

DATA SHEET Metal Element Current Sensing Chip Resistor CLS Series

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Flexible Printed Circuits Design Guide

Space product assurance

Astra MT77 Processing Guide

Dallas Semicoductor DS80C320 Microcontroller

Parameter Symbol Value Unit. Operating Temperature Top -40 To +100 C. Storage Temperature Tstg -40 To +120 C. Parameter Symbol Value Unit

EFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS. Mulugeta Abtew

BASE MATERIALS Through Assembly

Typical Properties. THERMATTACH Dielectric Thickness Thermal Material Strength Carrier Color inches (mm) Impedance Features/Typical Applications (Vac)

PERFORMANCE SPECIFICATION

THERMOFIT ADHESIVE S Flex Fluid Resistant, High Temperature, One Part-Flexible Epoxy

EIPC Summer Conference Luxembourg Paper 4

Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs)

Simulation of Embedded Components in PCB Environment and Verification of Board Reliability

General Information on the Assembly and Solder Pad Design of the DRAGON Family Application Note

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C

RF Transformer (Stabilized Matching Device) SMST18 series

Reference Only. 2.Part Numbering (ex) NF Z 5B BW 2R9 L N 1 0 L

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

Reference Only. This reference specification applies to Wire Wound Chip Common Mode Choke Coil.

MCPCB Material (Heat sync)

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

TECHNICAL DATA SHEET 1 P a g e Revised June, 2015

Intel Pentium Processor W/MMX

Insulated Metal Substrates

Transcription:

Presented in the ECWC 10 Conference at IPC Printed Circuits Expo, SMEMA Council APEX and Designers Summit 05 Interconnection Reliability of HDI Printed Wiring Boards Tatsuo Suzuki Nec Toppan Circuit Solutions, Inc Shibata city, Niigata prefecture, Japan Abstract It is effective to use the stack-via-holes method (via-on-via structure), which stacks micro via-holes (MVH), in the development of higher density circuits on build-up printed wiring boards. When micro via-holes are repeatedly stacked, via holes cause an open circuit due to the difference in the thermal expansion of the copper and the glass epoxy base material. In order to verify the reliability of the stack-via-hole connection, we produced a range of test boards with differing numbers of stack-via-hole layers, material types (FR-4, high-tg FR-4, low thermal expansion material, etc.), and via hole diameters (0.100 mm and 0.075 mm diameters). The boards were examined through DC current induced thermal cycling tests to determine the reliability of the various samples. In respect to the anti-migration properties, we also undertook research on pitches and base material types of micro via- holes. As a result of the evaluation, it was verified that the MVH, then interstitial-via-hole (IVH), followed by the plated throughhole (PTH) achieved the best connection reliability. As for base materials, it is recommended to use a high-tg material with low thermal expansion qualities. We believe that an MVH diameter of 0.100 mm is preferable to prevent any void attributed from a high aspect ratio. No problem with the insulation reliability was found on any base material as long as the MVH pitch is 0.35 mm or more (or 0.25 mm between the hole walls). Introduction Due to higher pin counts and narrower pitches, much higher-density printed wiring boards are required. As a result, the adoption of build-up printed wiring boards has spread, particularly in the area of communication station infrastructure, which requires a high level of reliability, and industrial devices such as IC testers. The method used for manufacturing build-up printed wiring boards generally employs the prepreg process to produce the build-up material and copper plating to ensure electrical connection. In the case of the filled via hole specification that fills MVH with copper, excellent reliability in electrical connection of MVH can be obtained. Moreover, an advantage of adopting the filled via holes is the via-on-via structure (stack-via-hole). This structure, in which filled via holes are stacked, enables more flexibility in the design of circuits, and can achieve much denser circuits. In our research of the connection reliability in relation to base materials, the number of build-up layers, and MVH diameters, certain design rules are needed to be established to ensure the reliability of the test results. As a comparative study, we also conducted further research on PTH and IVH. We will therefore confirm the connection reliability of the entire range of build-up printed wiring boards. It is becoming necessary to make MVH pitches even narrower in line with the progress of narrower pitches on surface mounting components. In this light, we decided to evaluate the insulation reliability by using test patterns on which pitches between MVH and MVH are gradually changed. The following sections will explain our method of manufacturing build-up printed wiring boards with copper-plated filled via holes, followed by the results of our evaluation of their connection reliability and insulation reliability. Manufacturing Method The manufacturing method used for the evaluation is shown in Figure 1. As for IVH, epoxy resin was filled in IVH after plating and a build-up layer formed by applying a thermal press on the prepreg material and copper foil after the formation of circuits. We used a CO 2 laser to make the holes for MVH. Since it is generally difficult to fabricate copper foil using a CO 2 laser, we made partial etchings on the copper foil prior to opening the holes with the laser. After plating the filled via holes, we formed a circuit pattern on both sides, and then applied a lamination layer, onto which we formed another circuit pattern to achieve three build-up layers. Stack-via-holes were produced by repeating this MVH formation as required. S07-3-1

Figure 1 Manufacturing Process Body Connection Reliability One cause of long-term failure that may occur in printed wiring boards is an open circuit resulting from a crack of PTH. When thermal stress is imposed on a printed wiring board repeatedly, the difference in thermal expansion between the copper plate and the base material cause distortion of the board, creating an open circuit as a crack in the copper plate is formed. We must therefore pay attention to the failure mode for similar mechanisms on stack-via-holes as well. In order to determine any influence by the difference in thermal expansion between the materials, besides FR-4, we selected base materials with low thermal expansion specifications. Table 1 shows the specification values of base materials. For the evaluation we used 16 layer boards with a total board thickness of 2.0 mm and consisting of three build-up layers on each side of 10 layer IVH. The board thickness of the IVH layer (layers 4-13) was 1.3 mm, while the thickness between the build-up layers was 0.06 mm per layer. S07-3-2

Table 1 Characteristic Values of Materials Evaluation method: DC Current Induced Thermal Cycling Test (IPC-TM-650: 2.6.26). 1 Three minutes of heating is followed by two minutes cooling. (max.150 degrees Celsius) Pre-treatment: Ambient to 230 degrees Celsius in 3x3 cycles The number of cycles: 2,000 cycles Criterion: Change in conductive resistance 10% Sample size: n = 6 Test pattern: Daisy chain pattern for PTH, IVH & MVH The design rules are shown in Table 2. Table 2 Design Rules The MTTF (mean time to failure) results obtained for each base material type from the evaluation are shown in Table 3. Failures happened in order of PTH, IVH and MVH. The failure results caused in PTH, IVH and MVH (three-step stack) of the base material (a) are plotted on the Weibull Probability Paper and are shown in Figure 2. Upon comparing the results for various base material types, we confirm that the combination of high-tg material with low thermal expansion specifications does not cause more failures than using FR-4 material. Furthermore, in the stack-via-hole area, it is assumed that cracks tend to be caused from the increase in distortion resulting from the difference in thermal expansion between the base material and copper when the number of build-up steps increases. When we checked the failure modes, barrel cracks and corner cracks were detected on PTH and IVH (see the Figures 3-6). In the case failure on MVH, corner cracks of MVH were also detected (see the Figures 7 and 8). S07-3-3

Table 3 MTTF Figure 2 Weibull Probability paper (Base Material (a) by Via Hole Types Figure 3 Barrel Crack of PTH Figure 4 Barrel Crack of IVH S07-3-4

Figure 5 Corner Crack of PTH Figure 6 Corner Crack of IVH Figure 7 Corner Crack of MVH (Upper Via Hole) S07-3-5

Figure 8 Corner Crack (Lower Via Hole) As a result of this evaluation, it was verified that the connection reliability was superior in the order of MVH, IVH and PTH. In order to enhance the total connection reliability, we believe that it is necessary to improve the connection reliability of PTH and IVH in particular. For both the PTH and the IVH process, it is generally said that a thinner board causes fewer problems. To verify this, we produced evaluation purpose PTH boards with a 1.6 mm board thickness. These thinner boards were achieved by making the prepreg thinner for the substrates (a) and (c) (see Table 4). It was ultimately verified that a thinner board provided superior reliability in connection. In order to find out the extent of failures as a function of smaller MVH, we made three-step stack via holes using base materials (a) and (c), each under the two types of laser fabrication conditions. The average value of MVH diameters obtained is given in Table 5. The evaluation revealed that the first failures happened during the 10th cycle on base material (a) and during the 58 th cycle on base material (c). The results of the evaluation of the base material (a) are shown in Figure 9 as an example. Comparing the m values (i.e., shape parameters) on a Weibull distribution, we can see that under laser fabrication conditions (ii), when m < 1, failures occur early. In the case of laser fabrication conditions (i), m > 1, the occurrence of failures is relative to the elapse of time. Checking the failure mode under the laser fabrication condition (ii), it was found that the copper plated walls of the hole became thinner as a void occurred within the MVH (see Figure 10). The root cause was the difficulty in circulating the foaming solution and copper plating solution within MVH during the copper plating process due to the higher aspect ratio from a decreased MVH diameter. In promoting smaller diameters of MVH, attention must be paid to ensure the setting of the MVH diameter and the dielectric thickness. To achieve a stable volume production, it is also necessary to establish a quality assurance process aimed at eliminating voids within MVH. In order to satisfy the 200 cycle requirement of the DC current induced thermal cycling test, it is necessary to ensure the reliability of PTH or IVH and use either a high-tg material or a material of low thermal expansion. With regard to MVH, an MVH diameter of approximately 0.100 mm is desirable to correspond with a thickness of 0.06 mm between build-up layers. It is necessary to carefully examine the manufacturing specifications of chip carrier applications since their design rules and base materials are different from those of general printed wiring boards. Table 4 MTTF Table 5 Average Values of MVH S07-3-6

Figure 9 Weibull Probability paper (Base Material (a); by Via Hole Diameters) Figure 10 Void of MVH Insulation Reliability In line with the advancement of narrower pitches for surface mounting components, pitches between MVH and MVH are also becoming narrower. We have undertaken research to find out how the reduced distance between MVH and MVH affects insulation. We used the test pattern that combined MVH in a comb-type pattern as shown in the Figure 11 and in accordance with the design rules described in Table 6. Four kinds of base materials were used for the evaluation test, namely base materials (a), (b), (c) and (d), as shown in the Table 1. The thickness between build-up layers was 0.06 mm. Table 6 Design Rules S07-3-7

Figure 11 Test pattern Evaluation method: Moisture and Insulation Resistance (IR), Printed Board (IPC-TM-650, 2.6.3F) 2) Class 2, 50+/-5 degrees Celsius, 85 93% RH, DC 100V, for 7 days (168 hours). The test was conducted in accordance with all of the above conditions except for the test duration, which continued for up to 500 hours. We measured the IR of the samples every 10 minutes under the test environment. Pre-treatment: 50 degrees Celsius for 24 hours Criteria: No measling, blistering, delamination, etc. is allowed. Insulation resistance should be at least 500 x 10 6 ohms. Sampling size: n = 6 The results of this evaluation are provided in Table 7. The evaluation found no failures on any of the samples for the 168 hours of testing that is the standard requirement for the IPC-TM-650 Environmental Test Method 2.6.3F. However, our longer test duration found that 1 out of every 6 samples of base material (a) with a 0.35 mm MVH pitch (a distance between hole walls of 0.25 mm), had a failure after 434 hours. When we checked the defective portion, a conductive anodic filament (CAF) was discovered (see the Figure 12). Because the results well satisfy the standard 168 hour requirement, we conclude that there is no problem with an MVH pitch of 0.35 mm or more (or a distance of at least 0.25 mm between hole walls) on any of the base materials. (See Figures 13-16) Insulation reliability apparently varies depending on the resin and the glass cloth within the base material. It will be important to select an appropriate base material in consideration of the customer s requirements and the design rules. Table 7 Evaluation Results S07-3-8

Figure 12 Location where CAF Happened Figure 13 0.35 mm MVH Pitch on Base material (a) Figure 14 0.35 mm MVH Pitch on Base material (b) Figure 15 0.35 mm MVH Pitch on Base material (c) S07-3-9

Figure 16 0.35 mm MVH Pitch on Base material (d) Conclusion The evaluation verified that the connection reliability was highest in MVH, followed by IVH, and then PTH. For the base material, a high-tg material with low thermal expansion properties is recommended as no failure was found after completing a total of 2000 cycles. In general, the thicker the board, the more problems occur in IVH and PTH. To improve the reliability in products with a higher layer count, it is desirable to use base materials with both high-tg and low thermal expansion properties. Assuming there is no restriction on the impedance specification or the like, we suggest, to improve connection reliability by reducing the total thickness, using a 0.06 mm thick inner layer material and a 0.06 mm thick prepreg. In promoting smaller diameters of MVH, the aspect ratio of MVH becomes higher, increasing the risk of a void on the copper plate, thus greater care is required in the setting of the thickness between the build-up layers. To allow for volume production, an MVH diameter of 0.100 mm is desirable if the thickness between the build-up layers is 0.06 mm. In order to realize a higher aspect ratio of MVH, consideration must be given to de-foaming during copper plating, the method for circulating the copper plating solution within MVH, and the reduction of glass projection from the hole walls. In regard to the insulation reliability, care is required in the selection of base materials even though no problem was found for an MVH pitch of up to 0.35 mm. To further enhance the reliability of high layer count build-up printed wiring boards, it is necessary to optimize the base materials in regard to the board thickness, PTH diameter, IVH diameter, MVH diameter, and copper plate thickness. By doing so, we hope to offer more attractive products and services in the future. References 1. IPC-TM-650 Environmental Test Methods 2.6.26 DC Current Induced Thermal Cycling--5/01 2. IPC-TM-650 Environmental Test Methods 2.6.3F Moisture and Insulation Resistance, Printed Boards--5/04 S07-3-10

Interconnection Reliability of HDI Printed Wiring Boards Tatsuo SUZUKI 1

Contents Page Introduction 3-4. Manufacturing Process 5. Body A. Interconnection Reliability 6-20 B. Insulation Reliability 21-26 Conclusion 27-28 2

Background Mounting parts Higher pin counts Narrower pitches Application Routers Telecommunication switches Demand PWB Higher density Build-up via-on-via structure stacked via holes Higher reliability Interconnection reliability Insulation reliability 3

Purpose of Study Process control High reliability Materials Design rules It is necessary to establish some design rules, according to study materials and reliability. 100 m 2 125 m 4

Manufacturing Process Circuit patterning Window opening for laser drilling Lamination Laser drilling Window opening for laser drilling Laser drilling Drilling Filled plating Filled plating Circuit patterning Lamination Repeat Circuit patterning PTH IVH MVH (micro-via-hole) Base material Copper Hole filling resin 5

Interconnection Reliability 6

Characteristic of Evaluation Board Materials Actual Measurement Material Classification Tg 1 <Tg 2 >Tg Base material a FR-4 131 86ppm/ 264ppm/ b Halogen-free 152 42ppm/ 200ppm/ c High Tg FR-4 171 78ppm/ 273ppm/ d Low CTE 163 30ppm/ 146ppm/ Hole filling resin Low CTE 151 30ppm/ 100ppm/ Tg measurement TMA Method (Therma Mechanical Analysis Method) CTE: Coefficient of Thermal Expansion CTE (Z-axis 7

Layer Structure PTH MVH(1 st /2 nd /3 rd IVH Layer 1 Layer 2 Layer 3 Layer 4 Build-up Layer1~4 Layer 13 Layer 14 Layer 15 Layer 16 Build-up Layer13~16 Base material Hole filling resin Copper Total board thickness(layer1 layer16 2.0mm IVH layer thickness layer4 layer13 1.3mm 8

Design Rules Item Standard PTH Finished diameter 0.30mm Pad diameter 0.60mm Plating thickness 25 m IVH Finished diameter 0.20mm Pad diameter 0.60mm Plating thickness 25 m MVH Finished diameter (top) 0.110mm Finished diameter (bottom) 0.090mm Pad diameter 0.30mm Plating thickness Filled via hole We manufactured the build-up layers using 1 ply 0.06mm prepreg (#1080). The maximum thickness was 0.08mm. 9

Evaluation Method DC current induced thermal cycling test IPC-TM-650, 2.6.26: The cycle time was 3 minutes of heating (max. 150 degree Celsius) followed by 2 minutes cooling. Pre-treatment: Ambient to 230 degree Celsius in 3 minutes x 3 cycles. The number of cycle: 2,000 cycles Criteria: Resistance change is max. 10% Sample size: n = 6 Evaluation pattern: Daisy chain pattern for PTH, IVH and MVH Heating-up 3 minutes Cooling-down 2 minutes 150deg. Celsius Room TEMP 10

Evaluation Result MTTF (mean time to failure) Base material a b c d PTH 191.84 962.65 694.58 pass IVH 313.26 1175.54 1002.96 pass MVH (1 st step) pass pass pass pass MVH (2 nd step) pass pass pass pass MVH (3 rd step) 1492.62 pass pass pass (cycle) Failures occurred in order FR-4, high-tg FR-4, halogen-free and low CTE. When the number of build-up steps increases, failures are more likely to occur. 11

Evaluation Result F(t) (%) lnt lnln1/(1-f(t)) - 2-1 0 1 2 3 4 2 99 95 1 80 70 0 50 40-1 20 10-2 5 3 1.5.3-3 -4-5 -6.1-7.1.2.3.5.7 1 2 3 4 5 6 10 20 30 50 70 100 t (t*10^ 2) cycle (cycle*10^ * 2) Base material (a) Failures occurred in order PTH, IVH and three-step MVH. 12

Failure Mode PTH Barrel crack Corner crack 13

Failure Mode IVH Barrel crack Corner crack 14

Failure Mode MVH Corner crack upper via hole Corner crack lower via hole 15

Solutions to Improve Reliability of PTH and IVH The most important point is reliability improvement method of PTH and IVH. The improvement method Total PWB thickness 2.0mm 1.6mm using 0.06mm base material and prepreg MTTF(PTH) Board thickness Base material a c PTH 191.84 694.58 240.43 1051.46 (cycle) Better Reliability can be improved by reducing PWB thickness. 16

Influence of MVH Diameter If MVH diameter is smaller, what occurs in reliability? F(t) (%) ln t lnln 1/(1-F(t)) -2-1 0 1 2 3 4 2 99 95 0.075mm 1 0.100mm 80 70 0 50 40-1 20-2 10 5 3 1.5.3-3 -4-5 -6.1-7.1.2.3.5.7 1 2 3 4 5 6 10 20 30 50 70 100 cycle (cycle*10^ * 2) Base material (a) When MVH diameter is smaller, failures are more likely to occur at the initial stages. 17

Failure Mode MVH The copper plated walls of the hole became thinner as a void occurred, when the MVH diameter was 0.075 mm.. 18

Technical Theme Manufacture technology Prevention of the void The liquid circulation and de-foaming method in the MVH during the plating process. Inspection technology Inspection of the void e.g. The void inspection is possible by using X-rays. Void Normal(section) X-rays Void(section) X-rays 19

Section Summary The result Failures occurred in order FR-4, high-tg FR-4, halogen-free and low CTE. Failures occurred in order PTH, IVH and three-step MVH. When diameter of MVH is smaller, failures are more likely to occur at the initial stages. The improvement method As for the PTH and IVH High-Tg FR-4 or Low CTE Reducing board thickness. As for the MVH The aspect ratio at which the void does not occur needs to be set up. e.g. Aspect ratio 0.6 MVH diameter 0.100m Dielectric thickness 0.06mm. 20

Insulation Reliability 21

Evaluation Board Test pattern The number of MVH Vertical 20 rows horizontal 20 rows Total 400 places Outer layer Inner layer Design rules MVH pitch MVH hole Inner land diameter Outer land diameter Distance between MVH hole walls 0.50mm 0.10mm 0.30mm 0.30mm 0.40mm 0.45mm 0.10mm 0.25mm 0.25mm 0.35mm 0.40mm 0.10mm 0.20mm 0.20mm 0.30mm 0.35mm 0.10mm 0.15mm 0.15mm 0.25mm 22

Evaluation Method Moisture and Insulation Resistance Printed Board IPC-TM-650, 2.6.3F Class2 50+/-5 degree Celsius 85 93% RH DC 100V 7 days (168 hours) Pre-treatment: 50 degree Celsius for 24 hours Criteria: No measling, blister, delamination, etc. are allowed. Insulation resistance shall be 500 x 10 6 ohm or more Sampling size: n = 6 The test was conducted in accordance with the above conditions except for we carried out the test up to 500 hours. We measured insulation resistance of the samples every 10 minutes under the test environment. 23

Evaluation Result and Failure Mode MVH pitch Base material a b c d 0.50mm pass pass pass pass 0.45mm pass pass pass pass 0.40mm pass pass pass pass 0.35mm NG 1/6 434hr pass pass pass CAF (conductive anodic filament) was found. 24

Insulation Resistance 1.0E+14 1.0E+14 Resistance[ ] 1.0E+13 1.0E+12 1.0E+11 1.0E+10 1.0E+09 1.0E+08 434hr; 4.62E+07 sample 1 sample 2 sample 3 sample 4 sample 5 sample 6 Resistance[ ] 1.0E+13 1.0E+12 1.0E+11 1.0E+10 1.0E+09 1.0E+08 sample 1 sample 2 sample 3 sample 4 sample 5 sample 6 1.0E+07 0 100 200 300 400 500 Time[hr] 1.0E+07 0 100 200 300 400 500 Time[hr] 0.35 mm MVH pitch on base material (a) 0.35 mm MVH pitch on base material (b) 1.0E+14 1.0E+14 1.0E+13 1.0E+13 Resistance[ ] 1.0E+12 1.0E+11 1.0E+10 1.0E+09 1.0E+08 sample 1 sample 2 sample 3 sample 4 sample 5 sample 6 Resistance[ ] 1.0E+12 1.0E+11 1.0E+10 1.0E+09 1.0E+08 sample 1 sample 2 sample 3 sample 4 sample 5 sample 6 1.0E+07 0 100 200 300 400 500 1.0E+07 0 100 200 300 400 500 Time[hr] Time[hr] 0.35 mm MVH pitch on base material (c) 0.35 mm MVH pitch on base material (d) The evaluation found no failures for the 168 hours of testing. 25

Section Summary The evaluation found no failures for the 7 days of testing. Failures occurred in FR-4 after 434-hour progress. IPC-TM-650, 2.6.3F Class 2 was passed. There is no problem with the insulation reliability, under following conditions. Base material (a),(b),(c) and (d). The MVH pitch is 0.35 mm or more. 26

Conclusion Recommendation for the higher reliability Base material High-Tg FR-4 with as low CTE as possible. Thinner material as possible. Design rules Set up the aspect ratio which has a margin in MVH. The MVH diameter is 0.100 mm is demanding if the thickness between the build-up layer is 0.06 mm. 27

Our Message According to the demand of the customer for interconnection reliability, we study what material should be used. We will offer a highly reliable product at a competitive price. We hope to offer more highly reliable products and services in the future. 28