Effect of barrier layers on the texture and microstructure of Copper films

Similar documents
Development of different copper seed layers with respect to the copper electroplating process

Investigation of Copper Agglomeration at Elevated Temperatures

ALD and CVD of Copper-Based Metallization for. Microelectronic Fabrication. Department of Chemistry and Chemical Biology

Investigation of overpotential and seed thickness on damascene copper electroplating

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Interconnects. Outline. Interconnect scaling issues Aluminum technology Copper technology. Properties of Interconnect Materials

Anomaly of Film Porosity Dependence on Deposition Rate

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

SLURRY FORMULATION OPTIONS

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

Electroless CoWP Boosts Copper Reliability, Device Performance Bill Lee, Blue29, Sunnyvale, Calif. -- 7/1/2004 Semiconductor International

Thermal Evaporation. Theory

Metallization. Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance

Nonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley

Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications

Fabrication of Ru/Bi 4-x La x Ti 3 O 12 /Ru Ferroelectric Capacitor Structure Using a Ru Film Deposited by Metalorganic Chemical Vapor Deposition

IN-SITU ANNEALING OF Cu(In,Ga)Se 2 FILMS GROWN BY ELEMENTAL CO- EVAPORATION

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

Mater. Res. Soc. Symp. Proc. Vol Materials Research Society

Understanding and Reducing Copper Defects

Metallization. Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance

Lecture Day 2 Deposition

COMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING

Practical 2P8 Transmission Electron Microscopy

Transmission Kikuchi Diffraction in the Scanning Electron Microscope

ANALYSIS OF THE SURFACE MORPHOLOGY OF CVD-GROWN DIAMOND FILMS WITH X-RAY DIFFRACTION

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

Nanocrystalline structure and Mechanical Properties of Vapor Quenched Al-Zr-Fe Alloy Sheets Prepared by Electron-Beam Deposition

MICROSTRUCTURAL INVESTIGATION OF SPD PROCESSED MATERIALS CASE STUDY

TSV Interposer Process Flow with IME 300mm Facilities

Final Year Project Proposal 1

Development of low roughness, low resistance bottom electrodes for tunnel junction devices

Available online at ScienceDirect. Procedia Engineering 79 (2014 )

Recrystallization in CdTe/CdS

Chemical Mechanical Planarization STACK TRECK. SPCC 2017 Viorel Balan

Ferroelectric Oxide Single-Crystalline Layers by Wafer Bonding and Hydrogen/Helium Implantation

X ray diffraction in materials science

PARAMETER EFFECTS FOR THE GROWTH OF THIN POROUS ANODIC ALUMINUM OXIDES

Materials Characterization for Stress Management

Specimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process

Morphology of Thin Aluminum Film Grown by DC Magnetron Sputtering onto SiO 2 on Si(100) Substrate

Overview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA

Crystal structure analysis of spherical silicon using X-ray pole figure

MARORA A Plasma Selective-oxidation Apparatus for Metal-gate Devices

Device Fabrication: Metallization

CMP Process Development for the Via- Middle 3D TSV Applications at 28nm Technology Node

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

GRADED MEDIA: Towards to more than 1 Tbit/in 2 magnetic recording. Dr. D. Niarchos. Th. Speliotis V. Alexandrakis G. Giannopoulos

80 Development of REBa2Cu3Ox Coated Conductor on Textured Metal Substrate

A New Liquid Precursor for Pure Ruthenium Depositions. J. Gatineau, C. Dussarrat

Cu(In,Ga)Se 2 FILM FORMATION FROM SELENIZATION OF MIXED METAL/METAL-SELENIDE PRECURSORS

The influence of aluminium alloy quench sensitivity on the magnitude of heat treatment induced residual stress

Application of ultra-thin aluminum oxide etch mask made by atomic layer deposition technique

NANO SCRATCH TESTING OF THIN FILM ON GLASS SUBSTRATE

The effect of radio-frequency sputtering power on the structural properties of Chromium thin films

EBSD Electron BackScatter Diffraction Principle and Applications

Introduction. 1. Sputtering process, target materials and their applications

AFM and AUGER investigations ofas-deposited and heat treated copper coatings on glassy carbon surfaces with titanium intermediate layers

Visit

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

The influence of the internal microstructure on the surface parameters of polycrystalline thin films

New Materials as an enabler for Advanced Chip Manufacturing

Fiber Textures: application to thin film textures

Experimental O 3. Results and discussion

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Etching Mask Properties of Diamond-Like Carbon Films

Evolution of Recrystallization Texture in Aluminum Alloy Sheets by Asymmetric-Warm-Rolling

Surface Micromachining Process for the Integration of AlN Piezoelectric Microstructures

Growth Of TiO 2 Films By RF Magnetron Sputtering Studies On The Structural And Optical Properties

STRAIN-INDUCED TEXTURE DEVELOPMENT IN THE MAGNESIUM ALLOY AZ31

Journal of Chemical and Pharmaceutical Research, 2017, 9(1): Research Article


DEPOSITION OF Al 2 O 3 ON CERAMIC SUBSTRATES BY PECVD METHOD. Lucie Špirková a Vlastimil Brožek a Jean Durand b

Structural Stability of Diffusion Barriers in Cu/Ru/MgO/Ta/Si

Effects of Lead on Tin Whisker Elimination

Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs)

Interreactions of TiAl 3 Thin Film on Bulk -TiAl and on Bulk 2 -Ti 3 Al Alloys at C

Microstructural study of titanium carbide coating on cemented carbide

FABRICATION PROCESSES FOR MAGNETIC MICROACTUATORS WITH POLYSILICON FLEXURES. Jack W. Judy and Richard S. Muller

Investigating the crystal orientation of SiC CVD using orientation imaging microscopy (OIM) & X-ray diffraction (XRD) by Deepak Ravindra

Fabrication of Magnesium Oxide Ceramics with Density Close to Theoretical Using Nanopowders

Thermal Diffusivity Measurement of SnO 2. -CuO Ceramic at Room Temperature

Co-Evolution of Stress and Structure During Growth of Polycrystalline Thin Films

Specimen configuration

Project III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS

EFFECT OF THE MICROSTRUCTURE OF Ni/Au METALLIZATION ON BONDABILITY OF FR-4 SUBSTRATE

Effect of nanoimprinted surface relief on Si and Ge nucleation and ordering

Copyright 2008 Year IEEE. Reprinted from IEEE ECTC May 2008, Florida USA.. This material is posted here with permission of the IEEE.

Isolation of elements

Ag Plating and Its Impact on Void-Free Ag/Sn Bumping

In-situ Heating Characterisation Using EBSD

EBSD Basics EBSD. Marco Cantoni 021/ Centre Interdisciplinaire de Microscopie Electronique CIME. Phosphor Screen. Pole piece.

3D technologies for integration of MEMS

Jeong et al.: Effect of the Formation of the Intermetallic Compounds (1/7)

Dislocation and Deformation Mechanisms in Thin Metal Films and Multilayers I

OPTIMIZED SEMI-ADDITIVE PROCESS FOR POLYIMIDE AS DIELECTRIC IN BUILD UP PACKAGES

Selective Vapor Deposition

Annealing effects on Pt coating morphology

Transcription:

Mat. Res. Soc. Symp. Proc. Vol. 766 2003 Materials Research Society E2.2.1 Effect of barrier layers on the texture and microstructure of Copper films Tejodher Muppidi and David P Field School of MME, Washington State University, Pullman, WA. John E Sanchez Advanced Micro Devices, Sunnyvale, CA. ABSTRACT: The microstructure of interconnect material is know to influence its electromigration and stress-voiding properties. In addition to many factors responsible for the microstructure development, the barrier layer could be a major contributing factor as it forms the substrate for the copper films above. The microstructure of the barrier films based on its deposition technique could determine the final microstructure of the copper film. In the present work we examine the effect of two different barrier layers (Ta and TaN) and different stackings of these two materials on the microstructure on the copper seed (PVD) and electroplated films using EBSD, AFM and XRD. The results show that the plated films have a predominantly (111) texture and uniform grain size. But the (111) texture maximum varied with the barrier layer stacking underneath the plated film. INTRODUCTION: Copper is fast replacing aluminum as the material in interconnects 1.Thelower resistivity of copper in addition to its better performance with respect to electromigration and stress-voiding are the important factors influencing this change. But, the major problem in using copper comes from its poor diffusion properties in dielectrics. Copper diffuses easily in to the dielectric thereby poisoning the device. Copper also has poor adhesion to the dielectric. These problems are overcome by use of a barrier layer which prevents the diffusion of Cu into the dielectric 2. Also, the barrier material has better adhesion to both the dielectric and the copper thereby solving the problem of adhesion. The most commonly used dielectric materials are Ta, TaN, W, TiW, W, TiN, etc. Barrier layer materials are usually refractory materials which have high stability at high temperatures (600ºC) and good diffusion resistance 3. They are inert and do not cause poisoning of the devices by diffusing in to the dielectrics. Most of the currently used barrier layers are deposited by sputtering 5,6 (PVD). But the damascene process for the copper interconnects requires the deposition of the materials in to trenches of varying aspect ratios. So, other techniques like Atomic Layer Deposition 10 (ALD) and Chemical vapor deposition (CVD) are being tested for deposition of Ta, TaN and W to achieve better step coverage and better filling. In addition, a combination of layers of these materials has been used as barrier layer eg. Stacking of Ti/TiN, Ta/TaN. All of these have could have an effect on the microstructure of the over layers and hence an impact on the electromigration performance of the interconnects.

E2.2.2 The change in deposition technique will cause changes in many properties of the barrier films including the change in its microstructure and stresses in the films 3,4,6.The stacking of films could cause increased stresses in the films and hence its properties. In the present study we examine the effect of the stacking of Ta and TaN layers on the microstructure of the copper seed and electroplated copper films. EXPERIMENTAL PROCEDURE: The films were prepared with four different types of barrier layers: Ta, TaN, Ta/TaN and Ta/TaN/Ta on SiO 2 wafers. The total thickness of the barrier films was 100nm. In case of stacking, the Ta and TaN had approximately equal thickness. Each of these barrier layers had two sets of films deposited on them. One set had just the copper seed layer 100Aº thick while the second set had 1.5µm thick electroplating in addition to the seed. Electroplating was done using a commercially available technique. The plated films were annealed at 400ºC for 1 minute on a hot plate. The wafers with the seed alone did not receive any annealing treatment. All the wafers were held at room temperature (RT) thereafter and self-annealing and RT grain growth are the only mechanisms through whichthegraingrowthwasassumedtooccur. The films were analyzed using electron back-scatter diffraction (EBSD), XRD and AFM to reveal the local and bulk microstructure and texture information. EBSD was carried out on an FEI-Philips XL-40 FE-SEM at 20kV accelerating voltage for two different step sizes of 0.1µm and 0.2µm. The smaller step size data was used to study the grain and grain-boundary structure and the larger step size data was collected to characterize the texture of the films. X-ray diffraction was done using the Shultz reflection method using a Philips X'Pert MRD 7-axis diffractometer. (111) pole figures were obtained and the pole plots were constructed. The AFM scans were done using a DI 5000 instrument to obtain the rms roughness values. The results are shown below. RESULTS: 1) Electron back scatter diffraction The orientation maps of the electroplated films for different barrier layers are shown in Fig 1. The maps show a predominantly (111) textured grains showing that the surface energy reduction is the major factor influencing the grain growth of the plated films. The average grain size obtained from these films is tabulated in Table 1. All the films have a similar average grain size in the range 1.1 1.3µm. The films with TaN in contact with the plated Cu have a slightly larger average grain size than films with the Ta on top. The average grain size was calculated assuming the twins as part of the same grain. The twin boundaries which are 60º rotated about (111) plane normal are excluded as grain boundaries.

E2.2.3 (a) (b) (c) (d) Figure 1. Orientation maps of electroplated Cu films with different barrier layers (a) Ta (b) TaN (c) Ta/TaN and (d) Ta/TaN/Ta. The grains are predominantly (111) with a small fraction of twins and other orientations. The grain size distribution for the plated films (not shown here) is log normal as it normally is in the case of plated films. The (111) pole figures for these films are shown in Figure 2. The pole figures were generated using 3º bins using discrete binning procedure similar to that described by Matthies 8. 2) Atomic force microscopy The rms roughness values obtained from the seed layer and the electroplated films are shown in Table 1. The rms roughness value of the seed layer is around 4 5 nm while the electroplated films which are much thicker had a much larger rms roughness in the order

E2.2.4 of 200nm. Figure 3 shows the difference in the AFM images of the film with Ta barrier layer and just the Cu seed and with the plating layer. 3) X-ray diffraction The XRD pole plots are shown for all the films in Figure 4. The pole plots have been generated by integrating the intensities obtained in the pole figures and normalizing them and making adjustments for the background and defocusing errors. All the films showed a significant fraction of (111) grains. DISCUSSION AND CONCLUSIONS: The grain size values of the Cu seed films were an order of magnitude less than the grain sizes of the plated films. The grain size of the grains was dependant on the layer in contact with the Cu seed or plating. The average grain size of Cu in contact with TaN was larger than one in contact with the Ta layer. The grain growth and orientation in thin films is effected by the surface energy minimization between the substrate and the deposited film. In the present experiment the TaN probably has a lower surface energy than Ta and hence the grains grow to a larger average size. (111) is the preferred orientation in all the films. The grain growth is believed to be the surface energy reduction based grain growth. The (111) maxima values, indicative of the quantitative texture, is found to vary with the number of sublayers underneath the Cu film. The films with just the Ta or TaN barrier had a much higher texture value than the films with Ta/TaN and Ta/TaN/Ta. The larger the number of sublayers, the greater will be the incoherence at the interfaces and increased stresses in the film. Higher stresses in the film cause the (001) to become a preferred orientation of the grains. It could also lead to abnormal grain growth as was observed in Ag thin films 9 with higher initial stress state. In the present situation the stress state was not high enough to cause any significant difference in grain growth characteristics and will have very little effect on any other properties. However, the results show that the increased number of layers and the type of material in barrier layer will affect the texture and microstructure of the Cu seed and the electroplated films. Cu seed Electroplated Cu Barrier Cu (111) (x random) rms roughness (nm) Avg grain dia (µm) Cu (111) (x random) rms roughness (nm) Ta 96.5 0.850 1.13 133.1 58.038 TaN 9.1 0.698 1.28 95.8 53.614 Ta/TaN 8.8 0.811 1.34 68.0 54.987 Ta/TaN/Ta 11.5 0.997 1.14 79.6 55.997 Table 1. The (111) texture maxima, rms roughness values for the Cu seed and plated Cu on different barriers. Average grain diameter values for plated Cu also shown.

E2.2.5 (a) (b) (c) (d) Figure 2. The (111) pole figures of the plated Cu films on (a) Ta (b) TaN (c) Ta/TaN and (d) Ta/TaN/Ta barrier layers. Figure 3. AFM images of the Cu seed (a) and the plated Cu (b) on a Ta barrier layer. The plated film has much larger rms roughness and psd grain size than the PVD Cu seed.

E2.2.6 Cu (111) (times random intensity) 1000 100 10 1 0.1 0.01 PVD Cu/Ta PVD Cu/TaN PVD Cu/Ta/TaN PVD Cu/Ta/TaN/Ta Plated Cu/PVD Cu/Ta Plated Cu/PVD Cu/TaN Plated Cu/PVD Cu/Ta/TaN Plated Cu/PVD Cu/Ta/TaN/Ta 0.001 0 10 20 30 40 50 60 70 80 90 Figure 4. The (111) pole plot using X-ray Diffraction after correcting for defocusing and tilt errors. ACKNOWLEDGEMENTS: Minh Tran, Jeremias Romero, Johnny Baragan and Steve Robie at Advanced Micro Devices for help with the plating, AFM and XRD data. REFERENCES: Psi (deg) 1.C.-K.Hu,B.Luther,F.B.Kaufman,J.Hummel,C.Uzoh,D.J.Pearson,Thin Solid Films, vol.262, pp.84 92, 1995. 2. Barriers against Copper diffusion into Silicon and drift through Silicondioxide, MRS bulletin 1994; 5 (August): 30-40 3.KarenHolloway,PeterM.Fryer,CyrilCabral,Jr.,J.M.E.Harper,P.J.Bailey, andk.h.kelleher,journal of Applied Physics 1992; 71 (11): 5433-44 4. J.Proost, T.Hirato, T.Furuhara, K.Maex, and J.-P.Celis, J. of Appl. Phys., Vol 87, No 6, 15 March 2000 5. E.Kolawa, J.S.Chen, J.S.Reid, P.J.Pokela, and M.-A.Nicolet, J.of Appl. Phys. (1 Aug. 1991) vol.70, no.3, pp. 1369 73. 6.KarenHolloway,PeterM.Fryer,CyrilCabral,Jr.,J.M.E.Harper,P.J.Bailey,andK. H. Kelleher, J. of Appl. Phys. 1992; 71 (11): 5433-44. 7. Linda Vanasupa, Young-Chang Joo, Paul R. Besser, and Shekhar Pramanick, J. of Appl. Phys. (1 March 1999) vol 85, no. 5, pp 2583-91 8. S.Matthies and G.W.Vinel, Material Science Forum (Proc. ICOTOM 10), 157, 1641 (1994). 9. J. Greiser, P. Müllner and E. Arzt, Acta Materilia 49(2001) 1041-50. 10.G.Beyer,A.Satta,J.Schuhmacher,K.Maex,W.Besling,O.Kilpela,H.Spreyand G. Tempel, Microelectronic Engineering 64 (2002) 233 245