Drytech Quad Etch Recipes Dr. Lynn Fuller Mike Aquilino Microelectronic Engineering

Similar documents
MEMS Surface Fabrication

Bulk MEMS Fabrication Details Dr. Lynn Fuller, Casey Gonta, Patsy Cadareanu

LAM 490 Etch Recipes. Dr. Lynn Fuller

Isolation Technology. Dr. Lynn Fuller

Summary of Selected EMCR650/731 Projects for Jeremiah Hebding Dr. Lynn Fuller

LAM4600 Plasma Etch Tool Recipes Dr. Lynn Fuller

Surface MEMS Fabrication Details Dr. Lynn Fuller, Adam Wardas, Casey Gonta, Patsy Cadareanu

LAM4600 Plasma Etch Tool Recipes Dr. Lynn Fuller Webpage:

MICROCHIP MANUFACTURING by S. Wolf

A Deep Silicon RIE Primer Bosch Etching of Deep Structures in Silicon

Today s Class. Materials for MEMS

Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller

Summary of Selected EMCR732 Projects for Spring 2005 Mike Aquilino Dr. Lynn Fuller

Process Improvement Projects May 2006 Dr. Lynn Fuller

Dr. Lynn Fuller Webpage:

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

Lect. 2: Basics of Si Technology

Plasma-Enhanced Chemical Vapor Deposition

Chapter 3 Silicon Device Fabrication Technology

Thin. Smooth. Diamond.

Thin. Smooth. Diamond.

Rapid Thermal Processing (RTP) Dr. Lynn Fuller

Chemical Vapor Deposition

3. Photolithography, patterning and doping techniques. KNU Seminar Course 2015 Robert Mroczyński

Review of CMOS Processing Technology

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Silicon nitride deposited by ECR CVD at room temperature for LOCOS isolation technology

EE143 Microfabrication Technology Fall 2009 Homework #2 - Answers

INTEGRATED-CIRCUIT TECHNOLOGY

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

DEVELOPMENT OF A DEEP TRENCH RIE ETCH FOR CAPACITOR AND ISOLATION TECHNOLOGIES

A Functional Micro-Solid Oxide Fuel Cell with. Nanometer Freestanding Electrolyte

EECS130 Integrated Circuit Devices

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

ABSTRACT 1. INTRODUCTION

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

Development of a Deep-Submicron CMOS Process for Fabrication of High Performance 0.25 mm Transistors

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Chapter 4 : ULSI Process Integration (0.18 m CMOS Process)

200mm Next Generation MEMS Technology update. Florent Ducrot

Via etching in BCB for HBT technology

Lithography Independent Fabrication of Nano-MOS-Transistors with W = 25 nm and L = 25 nm

Make sure the exam paper has 9 pages total (including cover page)

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

Physical Vapor Deposition (PVD) Zheng Yang

RIE lag in diffractive optical element etching

EE 330 Lecture 9. IC Fabrication Technology Part 2

PRELIMINARY FORMATION OF DEEP TRENCH C~P~CITORS

Surface Micromachining

NMOS Transistor Design and Fabrication for S-Parameter Extraction

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process

All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to

Microelectronic Device Instructional Laboratory. Table of Contents

ABSTRACT. which indicates the implanted region did not adequately inhibit the diffusion of oxygen.

Process Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut

Wafer Cleaning and Oxide Growth Laboratory Dr. Lynn Fuller Webpage:

Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

Process Development of Sidewall Spacer Features for Sub-300nm Dense Silicon FinFETs

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

TANOS Charge-Trapping Flash Memory Structures

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Chapter 2 Manufacturing Process

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

2015 EE410-LOCOS 0.5µm Poly CMOS Process Run Card Lot ID:

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Merle D. Yoder, Jr. 5th Year Microelectronic Engineering Student Rochester Institute of Technology ABSTRACT

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

Process Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material

CMOS FABRICATION. n WELL PROCESS

Shallow Etch Recipe Design using DOE for Silicon Waveguides

STUDY OF INFLUENCE OF IN SITU CLEANING PROCESS ON THE QUALITY OF PECVD SiO 2 / LPCVD POLYSILICON INTERFACE

ECSE-6300 IC Fabrication Laboratory Lecture 4: Dielectrics and Poly-Si Deposition. Lecture Outline

Chapter 3 CMOS processing technology

Czochralski Crystal Growth

CMOS Manufacturing process. Design rule set

IC/MEMS Fabrication - Outline. Fabrication

Plasma..TI'1eITI1 I.P.

Lecture 1A: Manufacturing& Layout

FABRICATION of MOSFETs

Bulk MEMS Fabrication Blog 2017 Dr. Lynn Fuller, Casey Gonta, Patsy Cadareanu

Chapter 5 Thermal Processes

FIBRE-COUPLED HIGH-INDEX PECVD SILICON- OXYNITRIDE WAVEGUIDES ON SILICON

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

MANUAL FOR SPTS APS (DIELECTRICS ETCHER)

Mostafa Soliman, Ph.D. May 5 th 2014

Crystallization of Continuing Wave Laser Applications for Low-Temperature Polycrystalline Thin Film Transistors

Process Flow in Cross Sections

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

Self organization and properties of Black Silicon

9/4/2008 GMU, ECE 680 Physical VLSI Design

Procese de depunere in sistemul Plasma Enhanced Chemical Vapor Deposition (PECVD)

Transcription:

ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Drytech Quad Etch Recipes Dr. Lynn Fuller Mike Aquilino 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041 Dr. Fuller s webpage: http://people.rit.edu/lffeee Email: lffeee@rit.edu MicroE webpage: http://www.microe.rit.edu 10-14-2013 Quad_Recipes.ppt October 14, 2013 Dr. Lynn Fuller Page 1

OUTLINE 1500Å/3500Å Nitride Etch Recipe 6000Å Poly Etch Recipe LTO/TEOS/Oxide Etch for Contact Cuts Anisotropic Poly (2µm) Etch Recipe for MEMS Anisotropic Poly (3000Å) Gate Etch Recipe for Advanced CMOS Deep Silicon Etch for MEMS Anisotropic Oxide Etch for Sidewall Spacer Anisotropic Nitride Etch for Sidewall Spacer ZeroEtch for ASML alignment marks End point detection October 14, 2013 Dr. Lynn Fuller Page 2

DRYTEK QUAD RIE TOOL October 14, 2013 Dr. Lynn Fuller Page 3

2 OF 4 CHAMBERS IN THE DRYTEK QUAD RIE TOOL October 14, 2013 Dr. Lynn Fuller Page 4

PLASMA ETCHING IN THE DRYTEK QUAD October 14, 2013 Dr. Lynn Fuller Page 5

DRYTEK QUAD RIE TOOL The Drytek Quad is a four chamber reactive ion etch (RIE) tool with recipe storage/selection and automatic sequencing for loading the wafers, pumping the chamber, running of the recipe and unloading the wafers. The emission spectra or specific peaks of the emission spectra can be manually monitored during the etch and the etch can be manually stopped, by pushing a button, providing a form of endpoint detection. This is an RIE tool meaning that the electrode that the wafer sits on is the powered electrode providing the possibility of an anisotropic etch. October 14, 2013 Dr. Lynn Fuller Page 6

POLYMER FORMATION Increasing Pr ressure Increasing anis sotropic H2 additions Polymer Formation CF4 plasma Increasing anisotropic O2 additions Increasing SiO2:Si Selectivity Increasing Isotropic Isotropic Etch Ion Bombardment Energy 300 ev October 14, 2013 Dr. Lynn Fuller Page 7

ETCH RATE Relative Etch Rate Etch Rate nm/min 1.0 0.8 0.6 0.4 0.2 Poly 100 80 60 40 20 Pressure 25 mtorr Flow Rate 40 sccm Poly Resist SiO2 10 20 30 40 50% Percent O2 10 20 30 40 50% Percent H2 in CF4 + H2 Mixtures October 14, 2013 Dr. Lynn Fuller Page 8

ISOTROPIC 6000Å POLY ETCH RECIPE 6000Å Isotropic Poly Etch SF6 84 sccm, O2 15 sccm, RF Power300 w, Pressure 400 mtorr, 4950 A/min (Isotropic), Resist Etch Rate?, Oxide Etch Rate? Recipe Name: FACPOLY Step 1 Chamber 2 Power 300W Pressure 300 mtorr Gas SF6 Flow 100 sccm Gas O2 Flow 10 sccm Metal Plate Yes Poly Etch Rate 6000 Å/min Photoresist Etch Rate:??? Å/min Oxide Etch Rate:??? Å/min October 14, 2013 Dr. Lynn Fuller Page 9

ANISOTROPIC POLY GATE ETCH RECIPE Anisotropic Poly Gate Etch Recipe SF6 30 sccm, CHF3 30 sccm, O2 5 sccm, RF Power 160 w, Pressure 40 mtorr, 1900 A/min (Anisotropic), Resist Etch Rate 300 A/min, Oxide Etch Rate 200 A/min Recipe Name: FACPOLY Step 2 Chamber 2 Power 160 watts Pressure 40 mtorr Gas SF6 Flow 30 sccm Gas CHF3 Flow 30 sccm Gas O2 Flow 5 sccm Poly Etch Rate 1150 Å/min Photoresist Etch Rate: 300 Å/min Oxide Etch Rate: 200 Å/min October 14, 2013 Dr. Lynn Fuller Page 10

ANISOTROPIC MEMS POLY ETCH RECIPE Anisotropic Poly MEMS Etch SF6 30 sccm, CHF3 30 sccm, O2 0 sccm, RF Power 200 w, Pressure 100 mtorr, 1900 A/min (Anisotropic), Resist Etch Rate 200 A/min, Oxide Etch Rate 300 A/min Recipe Name: FACPOLY Step 2 Chamber 2 Power 200W Pressure 100 mtorr Gas SF6 Flow 30 sccm Gas CHF3 Flow 30 sccm Gas O2 Flow 0 sccm Poly Etch Rate 2000 Å/min Photoresist Etch Rate:??? Å/min Oxide Etch Rate:??? Å/min Needs work October 14, 2013 Dr. Lynn Fuller Page 11

DEEP SILICON ETCH FOR MEMS October 14, 2013 Dr. Lynn Fuller Page 12

CONTACT CUT ETCH RECIPE Theory: The CHF3 and CF4 provide the F radicals that do the etching of the silicon dioxide, SiO2. The high voltage RF power creates a plasma and the gasses in the chamber are broken into radicals and ions. The F radical combines with Si to make SiF4 which is volatile and is removed by pumping. The O2 in the oxide is released and also removed by pumping. The C and H can be removed as CO, CO2, H2 or other volatile combinations. The C and H can also form hydrocarbon polymers that can coat the chamber and wafer surfaces. The Ar can be ionized in the plasma and at low pressures can be accelerated toward the wafer surface without many collisions giving some vertical ion bombardment on the horizontal surfaces. If everything is correct (wafer temperature, pressure, amounts of polymer formed, energy of Ar bombardment, etc.) the SiO2 should be etched, polymer should be formed on the horizontal and vertical surfaces but the Ar bombardment on the horizontal surfaces should remove the polymer there. The O2 (O radicals) released also help remove polymer. Once the SiO2 is etched and the underlying Si is reached there is less O2 around and the removal of polymer on the horizontal surfaces is not adequate thus the removal rate of the Si is reduced. The etch rate of SiO2 should be 4 or 5 times the etch rate of the underlying Si. The chamber should be cleaned in an O2 plasma after each wafer is etched. US Patent 5935877 - Etch process for forming contacts over Titanium Silicide October 14, 2013 Dr. Lynn Fuller Page 13

DRYTEK QUAD ETCH RECIPE FOR CC AND VIA Recipe Name: FACCCUT Chamber 3 Power 200W Pressure 100 mtorr Gas 1 CHF3 50 sccm Gas 2 CF4 10 sccm Gas 3 Ar 100 sccm Gas 4 O2 0 sccm (could be changed to N2) US Patent 5935877 - Etch process for forming contacts over titanium silicide TEOS Etch Rate 494 Å/min Annealed TEOS 450 Å/min Photoresist Etch Rate: 117 Å/min Thermal Oxide Etch Rate: 441 Å/min Silicon Etch Rate 82 Å/min TiSi2 Etch Rate 1 Å/min Drytek Quad October 14, 2013 Dr. Lynn Fuller Page 14

FACCCUT RECIPE October 14, 2013 Dr. Lynn Fuller Page 15

CONTACT CUT ETCH RECIPE IN P-5000 This etch can also be done in the P-5000. The main difference between the Drytek Quad and the P-5000 etch chamber is that the P-5000 has Magnetic Field enhancement of the plasma density increasing the etch rates taking less time per wafer making the process more suitable for manufacturing. SiO 2 Etch Rate = 1850 Å/min Si Etch Rate = 320 Å/min SiO 2 /Si Selectivity = 5.78 Figure 26: Contact Cut RIE Recipe Parameters: Applied Materials P-5000 Recipe = C6 Oxide Etch Power = 650 W Pressure = 250 mtorr CHF 3 = 100 sccm CF 4 = 50 sccm B = 40 Gauss October 14, 2013 Dr. Lynn Fuller Page 16

CONTACT CUT ETCH RECIPE The John Galt chip designs have structures that have drain and source contacts are about 100x100 µm making it easy to measure remaining oxide on device wafers. P-well 6000 Å N-well P-type Substrate 10 ohm-cm 100µm 100µm October 14, 2013 Dr. Lynn Fuller Page 17

RESISTANCE MEASUREMENTS FOR M1-M2 VIA CHAIN F081201 - M1-M2 Via chain with 512 Vias and total resistance of 118 ohms or 0.231 ohms per contact October 14, 2013 Dr. Lynn Fuller Page 18

ISOTROPIC 1500/3500 Å NITRIDE ETCH RECIPE Isotropic 1500/3500 Å Nitride Etch SF6 60 sccm, RF Power 300 w, Pressure 300 mtorr, Nitride Etch Rate 600 A/min, Resist Etch Rate?, Oxide Etch Rate? Recipe Name: FACSI3N4 Step 2 Chamber 2 Power 200W Pressure 100 mtorr Gas SF6 Flow 20 sccm Nitride Etch Rate 1236 Å/min Photoresist Etch Rate: 1580 Å/min Oxide Etch Rate: 480 Å/min uniformity October 14, 2013 Dr. Lynn Fuller Page 19

OXIDE SIDEWALL SPACER ETCH RECIPE LTO Spacer 65 sccm Ar, 65 sccm CHF3, 5 sccm O2, 200 watts 70 mtorr Photoresist etch rate 200 A/min, LTO 1000 A/min, Thermal Oxide 330 A/min Recipe Name: FACSPCR Step 1 Chamber 2 Power 200W Pressure 70 mtorr Gas CHF3 Flow 65 sccm Gas Ar Flow 65 sccm Gas O2 Flow 5 sccm LTO/TEOS Etch Rate 1000 Å/min Annealed TEOS ~400 Å/min Photoresist Etch Rate: 200 Å/min Thermal Oxide Etch Rate: 330 Å/min October 14, 2013 Dr. Lynn Fuller Page 20

NITRIDE SIDEWALL SPACER ETCH RECIPE Nitride Spacer Recipe Name: FACSPCR Step 2 Chamber 2 Power 250W Pressure 40 mtorer Gas SF6 Flow 30 sccm Gas CHF3 Flow 30 sccm Metal Plate Yes Nitride Etch Rate 1250 Å/min Photoresist Etch Rate:?? Å/min Oxide Etch Rate: 950 Å/min Uniformity 4% October 14, 2013 Dr. Lynn Fuller Page 21

NITRIDE SIDE WALL SPACERS Side Wall Spacer Ion Implant Nitride as a side wall spacer in deep sub micron transistor fabrication has some advantages over oxide side wall spacers. Nitride LPCVD is a more uniform and more conformal film than LTO. Nitride offers the possibility of end-point detection and higher selectivity during the plasma etch, while an oxide spacer does not. Power Pressure SF6 CHF3 Nitride Etch Rate 250 Watts 40 mtorr 30 sccm 30 sccm 1250 A/min Nitride Etch %NU ~ 4% * Oxide Etch Rate ~ 950 A/min * Oxide Etch %NU ~ 10% * Selectivity Nitride:Oxide 1.3:1 Drytek Quad October 14, 2013 Dr. Lynn Fuller Page 22

NITRIDE SIDE WALL SPACERS Poly thickness = 2300 A Oxide thickness = 1000A Spacer Height = 2300 A Spacer Width = 0.3 um Special thanks to Dr. Sean Rommel for help in using the new LEO SEM October 14, 2013 Dr. Lynn Fuller Page 23

ZERO ETCH FOR ASML ALIGNMENT MARKS Recipe Name: ZEROETCH Chamber 3 Power 200W Pressure 100 mtorr Gas 1 CHF3 50 sccm Gas 2 CF4 25 sccm Gas 3 Ar 0 sccm Gas 4 O2 10 sccm Max Time = 120 seconds Silicon Etch Rate 650 Å/min 44 um L/S 40 um L/S October 14, 2013 Dr. Lynn Fuller Page 24

DRYTEK QUAD MANUAL COMMANDS (Note: Can use the * key above the exit key) AFO Arm Fast Out to get arm to return wafer to cassette (usually after you ve pressed *G2 and TCR) AFI Arm Fast In *G2 to retrieve wafer from chamber 2 (usually followed by TCR and AFO) *IC brings cassette elevator to the top (initialize elevator height do before running recipe) IMO and ICO allows you to check what actual pressures are in diagnostic mode always have open NTPC, NCVC, NTVC closes Nitrogen NTPO, NCVO, NTVO opens up Nitrogen From: Patricia Meller *P2 to put in Chamber 2 P2U moves pedestal up in chamber 2 P2D moves pedestal down in chamber 2 *PC1 Put in cassette slot 1, and the arm retracts PTE Pedestal Test End PTS Pedestal Test Start SCC closes slot door to cassette chamber S1C closes slot door to chamber 1 S1O opens slot door to chamber 1 TCR to have robot arm move from facing Chamber 2 to facing front of Drytek VTO Start pump down VTC Stop pump down October 14, 2013 Dr. Lynn Fuller Page 25

END POINT DETECTION Time Plasma Brightness Changes in Emission Spectrum October 14, 2013 Dr. Lynn Fuller Page 26

EMISSION SPECTRUM The emission of light occurs when electrons, ions or molecules in a high energy state relax to a lower energy state. In a plasma, gas molecules are broken into fragments and excited to high energy states by the applied radio frequency power. These fragments recombine giving off photons equal in energy to the difference between the excited state and the relaxed state called an emission spectrum. In general plasmas are quite complex and the emission spectrum has many spikes and peaks at different wavelengths. Some of these spikes and peaks change as the chemistry of the plasma changes. For example in etching silicon nitride once the etching is complete the amount of nitrogen in the plasma goes to zero and peaks associated with nitrogen disappear. If the nitride is over oxide than once the nitride is gone the amount of oxygen in the plasma will increase and peaks associated with oxygen will appear. Usually several signals are watched at the same time to determine end point in plasma etching. October 14, 2013 Dr. Lynn Fuller Page 27

EMISSION SPECTROSCOPY Light Emission (Many λ) Light (Single λ) Prism or Grating Detector Emission Intensity Wavelength, λ) October 14, 2013 Dr. Lynn Fuller Page 28

CALIBRATION Your emission spectrometer can be calibrated by looking at well known emission spectra such as Hydrogen, which has peaks at 405, 438, 458, 486, and 656 nm. October 14, 2013 Dr. Lynn Fuller Page 29

EXAMPLES OF EMISSION SPECTRA MEASURED AT RIT Compare the emission spectra with no wafer to the spectra with a film being etched. Find a peak that represents a byproduct of the etch. Set the spectrometer on one or more of these characteristic peaks and monitor etch completion as these peaks change. For example in O2 plasma etch of photoresist there is a peak at 483.5 nm associated with CO which disappears at the end of the etch. O2 Plasma Wafer with Photoresist O2 Plasma No Wafer in the System CO peak at 483.5 nm October 14, 2013 Dr. Lynn Fuller Page 30 H2 peak at 656.5 nm

O2 PLASMA STRIP END POINT DETECTION Monitor the CO peak at 483.5 nm. During photoresist stripping there are large numbers of CO molecules. At end of Photoresist stripping the number of CO molecules is reduced. O2, 30 sccm, 50 watts, 300 mtorr 0.0 min TIME 8.0 min 0.0 min TIME 8.0 min BF2 heavy dose implant causes the surface to strip more slowly than bulk, thus initial CO emission is lower October 14, 2013 Dr. Lynn Fuller Page 31

POLY ETCH END POINT EXAMPLE End Point start SF6 + O2 704nm Line end Emission Spectra in SF6 + O2 Plasma No Silicon Wafer in System 704nm 0.0 60 sec Emission Spectra During Etching of Poly in SF6 + O2 Plasma 704nm October 14, 2013 Dr. Lynn Fuller Page 32

OCEAN OPTICS SPECTROMETER October 14, 2013 Dr. Lynn Fuller Page 33

REFERENCES 1. McGuire, Gary E, Semiconductor Materials and Process Technology Handbook, Chap. 5. Plasma Processing and Chap. 6, Physical Vapor Deposition, Noyes Publications, Park Ridge, NJ, 1988. 2. Wolf, S. and Tauber, R.N., Silicon Processing for the VLSI Era, Vol 1, Chap. 10, Physical Vapor Deposition, and Chap. 16, Dry Etching for VLSI, Lattice Press, Sunset Beach, CA, 1986. 3. Morgan, Russ, Plasma Etching in Semiconductor Fabrication, Elsevier Press, New York, 1985. 4. Manos, D. and Flamm, D. eds., Plasma Etching, an Introduction, Academic Press, Inc., New York, 1989. 5. US Patent 5935877 - Etch process for forming contacts over titanium silicide October 14, 2013 Dr. Lynn Fuller Page 34