Midterm evaluations. Nov. 9, J/3.155J 1

Similar documents
Today s Class. Materials for MEMS

Fabrication Technology, Part I

Chemical Vapor Deposition

Lecture 5: Micromachining

Make sure the exam paper has 9 pages total (including cover page)

Atomic Layer Deposition(ALD)

MEMS Fabrication. Beyond Integrated Circuits. MEMS Basic Concepts

Czochralski Crystal Growth

Lecture 10: MultiUser MEMS Process (MUMPS)

EECS130 Integrated Circuit Devices

Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference

Surface micromachining and Process flow part 1

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

Isolation Technology. Dr. Lynn Fuller

Chapter 4. UEEP2613 Microelectronic Fabrication. Oxidation

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

EE C245 ME C218 Introduction to MEMS Design Fall 2011

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Lecture 1A: Manufacturing& Layout

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

Semiconductor Manufacturing Process 10/11/2005

Basic&Laboratory& Materials&Science&and&Engineering& Etching&of&Semiconductors&

4. Thermal Oxidation. a) Equipment Atmospheric Furnace

6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term Solution to Problem Set 2 (16 pts)

Buffered Oxide Etch STANDARD OPERATING PROCEDURE

Semiconductor Technology

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

CMOS Manufacturing process. Design rule set

Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Chapter 3 Silicon Device Fabrication Technology

VLSI Technology. By: Ajay Kumar Gautam

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

Lecture 22: Integrated circuit fabrication

EE 245: Introduction to MEMS Lecture 7m1: Lithography, Etching, & Doping CTN 9/18/ Regents of the University of California

EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:

MICROCHIP MANUFACTURING by S. Wolf

Ultra High Barrier Coatings by PECVD

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Lab #2 Wafer Cleaning (RCA cleaning)

Silicon Manufacturing

Doping and Oxidation

LAM4600 Plasma Etch Tool Recipes Dr. Lynn Fuller Webpage:

Process Flow in Cross Sections

Mostafa Soliman, Ph.D. May 5 th 2014

Microelectronic Device Instructional Laboratory. Table of Contents

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

LAM4600 Plasma Etch Tool Recipes Dr. Lynn Fuller

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Integrated Circuits & Systems

9/4/2008 GMU, ECE 680 Physical VLSI Design

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

EE C245 ME C218 Introduction to MEMS Design Fall 2011

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

Cost Effective 3D Glass Microfabrication for Advanced Packaging Applications

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

Lect. 2: Basics of Si Technology

FABRICATION of MOSFETs

Examples of dry etching and plasma deposition at Glasgow University

CMOS FABRICATION. n WELL PROCESS

2.830J / 6.780J / ESD.63J Control of Manufacturing Processes (SMA 6303) Spring 2008

A Deep Silicon RIE Primer Bosch Etching of Deep Structures in Silicon

Activities in Plasma Process Technology at SENTECH Instruments GmbH, Berlin. Dr. Frank Schmidt

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

3.155J / 6.152J MICROELECTRONICS PROCESSING TECHNOLOGY TAKE-HOME QUIZ FALL TERM 2003

EE143 Microfabrication Technology Fall 2009 Homework #2 - Answers

Temperature Scales. Questions. Temperature Conversions 7/21/2010. EE580 Solar Cells Todd J. Kaiser. Thermally Activated Processes

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

ME 189 Microsystems Design and Manufacture. Chapter 9. Micromanufacturing

5.8 Diaphragm Uniaxial Optical Accelerometer

Report 1. B. Starting Wafer Specs Number: 10 Total, 6 Device and 4 Test wafers

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

Micromachining vs. Soft Fabrication

VLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris

L5: Micromachining processes 1/7 01/22/02

EE 330 Lecture 9. IC Fabrication Technology Part 2

CyMOS process Spring 2016 Iowa State University

Total Points = 110 possible (graded out of 100)

MOSFET. n+ poly Si. p- substrate

Problem 1 Lab Questions ( 20 points total)

EEC 118 Lecture #5: MOS Fabrication. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

ECSE-6300 IC Fabrication Laboratory Lecture 4: Dielectrics and Poly-Si Deposition. Lecture Outline

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

Tapered Walls Via Holes Manufactured Using DRIE Variable Isotropy Process

3. Overview of Microfabrication Techniques

1.1 Background Cu Dual Damascene Process and Cu-CMP

Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:

EELE408 Photovoltaics Lecture 02: Silicon Processing

Semiconductor Technology

ELEC 7364 Lecture Notes Summer Si Oxidation. by STELLA W. PANG. from The University of Michigan, Ann Arbor, MI, USA

Lecture #18 Fabrication OUTLINE

Section 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey

3. Photolithography, patterning and doping techniques. KNU Seminar Course 2015 Robert Mroczyński

Chapter 2 OVERVIEW OF MEMS

Transcription:

Midterm evaluations What learning activities were found most helpful Example problems, case studies (5); graphs (good for extracting useful info) (4); Good interaction (2); Good lecture notes, slides (2); Connection between different concepts (1); Highlighting key points (1). What learning activities were found least helpful Cluttered slides (2); Not always sure of importance of topics (1); Poor information flow in derivation process (1); Readings (1); Sometimes information overload (1); Speaking too quickly (1). Nov. 9, 2005 6.152J/3.155J 1

If you could implement one change, by end term, what would it be? Clarify definitions at start of lecture (1); Cleaner slides (1); Final summary of key concepts at end of lec. (1); Fewer reports, 2 would be sufficient (1); More concepts, fewer calculations (1); More guidance on how to handle odd results (1). Require a textbook (1). Review sessions and office hrs should not conflict with with extracurricular activities (1). Process determines Students like most aspects of this class favourite tends to be labs; product students need guidance about what to do when.. get strange results. Students like lectures in general,.. fast at times...need highlights of important points to get the big picture For lengthy derivations, slides show only small portions at a time; students like to see entire derivation at once, possibly on the board. When students..think through a particularly difficult concept, professor moves too quickly, not allowing students to digest information..graphs and example problems..very appropriate. Please Nov. 9, 2005 6.152J/3.155J Please ask ask 2 questions

What I ll do Begin with definitions, overview Moderate the pace of speaking and info transfer End with summary that emphasizes key points Make more use of figures, graphs, examples Less clutter on slides (and post ppt slides, not pdf) When derivations are helpful, be more methodical (but still emphasize concepts) Textbook will continue to be optional ($) Nov. 9, 2005 6.152J/3.155J 3

Etching Etching is the selective removal of deposited films e.g.: HF dip to remove native oxide but not Si More often: through mask to leave patterned film: Deposited Film Substrate Mask Light Photoresist Film Deposition Photoresist Application Exposure Etch Mask Development Etching Resist Removal Nov. 9, 2005 6.152J/3.155J Figure by MIT OCW. 4

Etching Etching usually done through a mask of 1. Photoresist (soft mask) 2. SiO x or SiN (hard mask) (+ Photoresist to define hard mask) More robust than PR alone Etching must be done with consideration of prior processes (Material already present may inadvertently be affected by etching) Mask, substrate Nov. 9, 2005 6.152J/3.155J 5

Radical Species Mask Film Figure by MIT OCW.

+ + + + Ionic Species + Mask Film Figure by MIT OCW.

Issues in etching 1) Uniformity across wafer, and across window 2) Rate; fast enough to be practical, slow enough to be controllable 3) Selectivity: rate of etching target material relative to mask-etch rate (should be large) 4) Anisotropy: directional dependence of etch rate 5) Byproducts: volatile or otherwise easily removed, and are they safe Nov. 9, 2005 6.152J/3.155J 8

S exp(-g/kt) S exp(-g/kt) Sputter Sputter yield, yield, mm/(m+m), mm/(m+m), energy energy Selectivity = Etch rate of material intended to be removed Etch rate of mask Chemical reactions can be highly selective (20-50) Physical etch processes (sputter etch) less so (1-5) Directionality: From anisotropic to isotropic Wet etch Dry etch (Chemical) (Physical) Selectivity 25-50 1-5 Deposition techniques CVD Sputtering high (Sputter yield) Directionality low high Removing material good step poor step coverage coverage adding material Nov. 9, 2005 6.152J/3.155J 9

HIGH SELECTIVITY Directionality Etch Mask Development Anisotropic Etching Resist Removal Isotropic LOW SELECTIVITY Directionality Etch Mask Development Anisotropic Etching Resist Removal Isotropic Mask Erosion Nov. 9, 2005 6.152J/3.155J Figure by MIT OCW. 10

Radical Species Wet etch (Chemical: wet, vapor or in plasma) isotropic (usually), highly selective HF dip: SiO 2 + 6HF => H 2 SiF 6 (g) + 2H 2 O Mask Used less for VLSI (poor feature size control) Dry etch (Physical: ions, momentum transfer) anisotropic, not selective Sputter etching Film Figure by MIT OCW. + + + + + + Ionic Species More widely used for small features Mask Combination (Physical & Chemical) Ion-enhanced or Reactive Ion Etching (RIE) Blends best of directionality and selectivity Film Figure by MIT OCW. Nov. 9, 2005 6.152J/3.155J 11

Wafer in solution that attacks film to be etched, but not mask Reactive species diffuse through boundary layer to surface of wafer Thermally activated reaction at surface gives soluble species Products diffuse through boundary layer, transported away Advantages: high selectivity due to chemical reactions Disadvantages: Isotropic (except for Si), poor process control (can be transport or reaction limited, just like CVD), strong T-dependence Nov. 9, 2005 6.152J/3.155J 12

Wet etching Wet etching controlled by: Mass transport, boundary layer Specific chemical reaction, G which affects: Uniformity, Rate δ(x) x Rate, Selectivity Temperature exp(- G/k B T) Rate (Just as in CVD, oxidation) Nov. 9, 2005 6.152J/3.155J 13

Wet etching HF dip removes native oxide from shipped wafers Rinse in DI water If you want no further oxide growth, passivate surface with hydrogen Crystallographic selectivity used to make cantilevers Nov. 9, 2005 6.152J/3.155J 14

Wet etching isotropic Mask Film to be etched Boundary layer prevents growth from being Linear like this: Mask Film to be etched Boundary layer also retards removal of by-products Nov. 9, 2005 6.152J/3.155J 15

Wet etching of SiO 2 Immerse wafer in bath (HF dip) or etch SiO 2 through photoresist mask SiO 2 (s) + 6HF(l ) H 2 SiF 6 (g) + 2H 2 O(l ) Reaction products must be gaseous or water soluble Slow reaction by diluting HF with H 2 O 120 nm/min in 6:1::H 2 O:HF 1000 nm/min in 1:1 Doped or deposited oxide etches faster Selectivity relative to Si 100 800 Buffered oxide etch (BOE) (add NH 4 F) 600 improves consistency, maintains F 15 20 Temperature (C) Nov. 9, 2005 6.152J/3.155J Figure by MIT OCW. 16 Etch Rate (Ang/min) 1400 1200 1000 25 30

Wet etching of Si Common silicon wet etch: nitric (=>NO 2 ) + hydrofluoric acid Si(s) + 2NO 2 (g)+2h 2 O(l ) SiO 2 (s) + H 2 + 2HNO 2 (l ) HF dissolves SiO 2 by reaction above. Total reaction: Si(s) +HNO 3 (l ) + 6HF(l ) H 2 SiF 6 (g) + 2H 2 O(l ) +HNO 2 (l )+H 2 Buffered HF: Acetic acid (CH 3 COOH) instead of H 2 O, NH 4 F added to prevent depletion of F and retard etch of photoresist Figure removed for copyright reasons. Please see: Figure 11-4 in Campbell, S. The Science and Engineering of Microelectronic Fabrication. 2nd ed. New York, NY: Oxford University Press, 2001. ISBN: 0195136055. Nov. 9, 2005 6.152J/3.155J 17

Wet etching of Si (From Lec 7, M. Schmidt) Bond coordination in (111) is greatest (111) planes most stable Nov. 9, 2005 6.152J/3.155J 18

Wet etching of Si (From Lec 7, M. Schmidt) Two graphs removed for copyright reasons. See H. Seidel, L. Csepregi, A. Hueberger, and H. Baungärtel. The Journal of the Electrochemical Society 137 (1990): 3612-3626. Nov. 9, 2005 6.152J/3.155J 19

Wet etching of Si (From Lec 7, M. Schmidt) Figures removed for copyright reasons. Figures can be found in slide 9 of Tang, W. "MEMS Programs at DARPA." Presentation, DARPA, http://www.darpa.mil/mto/mems/presentations/memsatdarpa3.pdf Nov. 9, 2005 6.152J/3.155J 20

Wet etching High selectivity of wet etch derives from chemical reaction. S = r 1 r 2 r 1 is film to be etched r 2 is mask and/or material beneath film Selectivity determines mask thickness Exercise 0.6 µm of SiO 2 is to be etched; rate is 0.2 µm/min. If etch selectivity of oxide relative to mask is 24:1 and to slightly over-etch you expose for 3.6 min, how thick should mask be? Solution S = r 1 r 2 = 24 = 0.2µm /min thickness/3.6min SiO 2 Mask should be > 0.03 µm thick How thick is 0.035 µm mask after etch? t mask (3.6) = 0.035µm 0.2 24 Nov. 9, 2005 6.152J/3.155J 21 Si rr 2 = 2 rr 1 /24 1 /24 3.6 = 3 nm

Wet etching: bias Isotropic wet etch leads to bias, b: b < d Unless Unless selectivity selectivity = 1, 1, for for which which b d Mask Film to be etched d Exception: when etch rate depends on crystallography as in Si etch: fastest normal to low-in-plane-bond direction, <100> slowest normal to high-in-plane-bond direction, <111> Nov. 9, 2005 6.152J/3.155J 22

Wet etching Exercise 0.4 µm of SiO 2 is to be etched at least into Si; rate is r ox (µm/min). Oxide thickness and etch rate each have ± 5% variance. Q. What % etch time is required to be sure all oxide is etched? Solution Worst case time is thickest oxide, slowest rate: t = 1.05x ox = 1.105 0.4µm 0.95r ox r ox This implies a 10.5% greater time is needed to insure fully exposed Si. Q. What selectivity, r ox /r Si, is required so that no more than 5 nm of Si is etched anywhere? Solution Maximum Si etch is beneath thinnest SiO 2 and for fastest r ox so shortest oxide-etch time is t ox = 0.95x ox /1.05r ox = 0.362/r ox. Use time t tot from a): SiO 2 Si t t Si S = x Si r ox max /t Si = r ox 0.005 /(t tot 0.362 /r ox ) = 16 :1 Nov. 9, 2005 6.152J/3.155J 23

Etching: mask erosion Prior examples assume no mask erosion r ox /r mask a b m b m d Mask erosion, m, depends on whether etch is isotropic or anisotropic Figure by MIT OCW. Define degree of etch isotropy, I etch = r lateral /r vertical or degree of anisotropy, A etch = 1 - I etch = 1 - b/d. (b is the bias). Etching just to the bottom of the layer gives: A etch = 1 - b/x film Nov. 9, 2005 6.152J/3.155J 24

Etching: mask erosion Exercise Consider structure shown at right in which an oxide layer, x f = 0.3 µm, is etched to achieve equal structural widths and spacing, S f. If the etch process is characterized by A = 0.9 and x = 0.2 µm, find S f. Figure by MIT OCW. Solution S m = S f + 2b = S f + 2(1 - A etch )x f (using result from prior page) Note that for anisotropic etch, A = 1 and S m = S f ). Also from Fig., x = 2S f -S m. Eliminate S m to get: x = S f -2(1-A etch )x f (typo in text), or S f = x +2(1 - A etch )x f = 0.2+ 2 x 0.1 x 0.3, S f = 0.26 µm 2S f S m S f x S f A = 1 - b/d x f Note: the size of the final etched feature, S f, approaches minimum lithographic dimension only when x f is very small or when A approaches unity. Small features hard in wet etch. Nov. 9, 2005 6.152J/3.155J 25

Figure removed for copyright reasons. Please see: Table 10-1 in Plummer, J., M. Deal, and P. Griffin. Silicon VLSI Technology: Fundamentals, Practice, and Modeling. Upper Saddle River, NJ: Prentice Hall, 2000. ISBN: 0130850373. Nov. 9, 2005 6.152J/3.155J 26

Graph removed for copyright reasons.

Nov. 9, 2005 6.152J/3.155J 28