LGIT CSP Application NOTE. (Lighting)

Similar documents
COB Application Note Ver. 1.0 Release Date : 25-Feb-17. Chip on board For Lighting

5W White SPHWHTA3N500

B Recommended land pattern: [mm] C Stencil suggestion: SSt. SKl CHECKED DATE

TO-2013BC-MYE. Surface Mount Device LED. Features. Dimensions MOLDING BODY(LENS) 0.40 PCB 0.40 CATHODE MARK SOLDERING TERMINAL

3.0x2.0mm SMD LED WITH CERAMIC SUBSTRATE. PRELIMINARY SPEC Part Number: AT3020QB24ZS-RV Blue. Features. Material as follows: Package Dimensions

3D-WLCSP Package Technology: Processing and Reliability Characterization

ELECTRICAL-OPTICAL CHARACTERISTICS (T C = 25 C) VALUE MIN. TYP. MAX.

Parameter Symbol Value Unit. Operating Temperature Top -40 To +100 C. Storage Temperature Tstg -40 To +120 C. Parameter Symbol Value Unit

Dimensions: [mm] Recommended Land Pattern: [mm] 3,5 pl 3,5 1,0 0,6. Pattern Properties: Article Properties:

UBSC/ULSC 60 + GHz Ultra Broadband Silicon Capacitors Surface Mounted

PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD

Recommended Land Pattern: [mm] Stencil Suggestion:

Additional Information, DS6, March Recommendations for Printed Circuit Board Assembly of Infineon P(G)-VQFN Packages

Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S.

ATS Document Cover Page

Wafer Level Chip Scale Package (WLCSP)

SMD Technical Data Sheet High Power Green LED LH5070GCZ1.LW01

UVTOP280-FW-SMD. Description. Maximum Rating (T CASE = 25 C) Electro-Optical Characteristics (T CASE = 25 C, I F = 20 ma)

Additional Information, DS4, May Recommendations for Printed Circuit Board Assembly of Infineon xf (2) BGA and xf (2) SGA Packages

Recommended Land Pattern: [mm]

LH351Z Ceramic

Topview 5630 Red SMD LED

Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS

SMD LED Product Data Sheet LTW-C235DCKF-5A Spec No.: DS Effective Date: 06/22/2010 LITE-ON DCC RELEASE

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA

Composition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal

Parameter Symbol Value Unit. Operating Temperature Top -40 To +100 C. Kingbright. Storage Temperature Tstg -40 To +110 C

Sidelooker Infrared LED IR928-6C-F

contaminated, or if the location of the assembly house is well above sea level.

B Recommended land pattern: [mm] SSt SSt SSt. HOe. SSt SSt SSt. HOe DATE CHECKED

SMD LED Product Data Sheet LTW-326DAKS-5A Spec No.: DS Effective Date: 12/13/2014 LITE-ON DCC RELEASE

Through Hole Lamp Product Data Sheet LTL2P3TBK5 Spec No.: DS Effective Date: 05/11/2012 LITE-ON DCC RELEASE

Failure Modes in Wire bonded and Flip Chip Packages

Material Selection and Parameter Optimization for Reliable TMV Pop Assembly

Low CTE / High Tg FR-4 with High Heat Resistance

!"#$#%&#'(() ) **+,-./01)2-,-.3)456,1) /0! **)

Through Hole Lamp Product Data Sheet LTL-1BEWJ Spec No.: DS Effective Date: 07/10/2012 LITE-ON DCC RELEASE

PCB Technologies for LED Applications Application note

HBLED packaging is becoming one of the new, high

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

LED Die Attach Selection Considerations

E-Type Gen2 SL-PGR2V47MBWW. LED Module Modular Platform Engine Series

Description. Applications

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

F-Series Gen3. LED Module. Features & Benefits. Applications. - Industrial Lighting:

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

Guide for Tantalum Solid Electrolyte Chip Capacitors with Polymer Cathode

Klaran GENERAL DISINFECTION

Jacques Matteau. NanoBond Assembly: A Rapid, Room Temperature Soldering Process. Global Sales Manager. indium.us/f018

LEAD FREE ALLOY DEVELOPMENT

Insulated Metal Substrates

INTERFLUX ELECTRONICS NV

INTENSITY CODES TECHNICAL. INTENSITY CODES. Intensity Code for Standard LEDs (Ta=25 C Tolerance +/-15%)

5.0 mm DIA LED LAMP L-5T47UW5C-D3 REV:A / 4

Through Hole Lamp Product Data Sheet LTL-307G Spec No.: DS Effective Date: 05/28/2008 LITE-ON DCC RELEASE

influx Linear LED Module Features & Benefits Applications Industrial Lighting:

Through Hole Lamp Product Data Sheet LTL307GA6DP Spec No.: DS Effective Date: 08/27/2014 LITE-ON DCC RELEASE

Welcome to the Real World of Lead Free Soldering

RF Transformer (Stabilized Matching Device) SMST18 series

No. STSE-CC2006A <Cat.No > SPECIFICATIONS FOR NICHIA CHIP TYPE WHITE LED MODEL : NSCW100 NICHIA CORPORATION -0-

WE-HCI SMD Flat Wire High Current Inductor

InvenSense MEMS Handling

Effects of Solder Reflow Conditions on the Assembly of Electronics Packaging and Printed Circuit Boards

ACOM DLE 120V. Low THD. LED Module AC Operating Module. Samsung AC Operating Module is reasonable solution with better uniformity and high reliability

General Information on the Assembly and Solder Pad Design of the DRAGON Family Application Note

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

SYGT/S530-E2 LAMP. Features. Description. Applications. Device Selection Guide. Choice of various viewing angles

Optimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication

No. STSE-CC7172A <Cat.No > SPECIFICATIONS FOR NICHIA CHIP TYPE WHITE LED MODEL : NSSW100DT NICHIA CORPORATION -0-

Bob Willis Process Guides

WE-CBF SMD EMI Suppression Ferrite Bead

LITE-ON TECHNOLOGY CORPORATION

LITE-ON TECHNOLOGY CORPORATION.

Cleaning Before Coating. Presented by Jigar Patel, Senior Process Engineer

FOR OFFICIAL USE ONLY

Multi-Layer Ferrite Inductors

Cree XLamp ML-B LEDs. Table of Contents. CLD-DS39 Rev 7I. Product family data sheet

WE-LQS SMD Power Inductor

c/bach, 2-B Pol. Ind Foinvasa Montcada i Reixac (Barcelona) SPAIN Tel FAX

No. STSE-CC6026A <Cat.No > SPECIFICATIONS FOR NICHIA CHIP TYPE WHITE LED MODEL : NFSW036BT NICHIA CORPORATION -0-

THE SEVEN SINS OF LEAD FREE SOLDERING TRAINING CERTIFICATION TEST (DVD-70C) v.2

Quality and Reliability Report

Ceramos Gen 5 Details on Handling and Processing Application Note

LITE-ON TECHNOLOGY CORPORATION

Silicon Wafer Processing PAKAGING AND TEST

Corporate Presentation

Through Hole Lamp Product Data Sheet LTW-1KHDS5ZVT-0B2A Spec No.: DS Effective Date: 03/09/2016 LITE-ON DCC RELEASE

Power quad flat no-lead (PQFN) package

No. STSE-CM6126B <Cat.No > SPECIFICATIONS FOR NICHIA CHIP TYPE FULL COLOR LED MODEL : NSSM016DT NICHIA CORPORATION -0-

DATA SHEET PART NO. : C-2570SR-A G/W REV : A / 0

Type III is most commonly used Paste. Finer pitch devices generally require finer metal particle sizes

EFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS. Mulugeta Abtew

Impacts of the bulk Phosphorous content of electroless Nickel layers to Solder Joint Integrity

Nichia STS-DA <Cat.No > SPECIFICATIONS FOR NICHIA CHIP TYPE FULL COLOR MODEL : NSSM225T NICHIA CORPORATION

1997 Digital Signal Processing Solutions

SCV Chapter, CPMT Society, IEEE September 14, Voids at Cu / Solder Interface and Their Effects on Solder Joint Reliability

Keeping Cool!: selecting high performance thermal materials for LED Lighting applications. Ian Loader 25/03/14

Transcription:

LGIT CSP Application NOTE (Lighting)

TABLE OF CONTENTS 1. LGIT CSP Detail -------------- P2 2. LGIT CSP PCB Design -------------- P3 2.1. LGIT CSP Footprint and PCB Pattern -------------- P3 2.2. PCB Substrate Selection -------------- P4 2.3. Surface finishing on Copper -------------- P4 2.4. Silk Screen or Ink Printing -------------- P4 2.5. PCB mask Deviation -------------- P4 3. LGIT CSP Assembly Process -------------- P5 3.1. Solder Paste -------------- P5 3.2. Mask Print (Stencil Printing) -------------- P5 3.3. Pick and Place -------------- P6 3.4. Pattern Recognition -------------- P7 3.5. Reflow -------------- P7 3.6. Flux Cleaning -------------- P8 3.7. Electrostatic Discharge Protection --------------- P8 4. Cautions for Manual Handling -------------- P9 1 / 8

1. LGIT CSP Details 1.1 Description. For usage, LGIT CSP needs to be mounted on PCB with SMT process. (Fig.1). LGIT CSP s top and sides consist of a mixture of Phosphor and Silicone. (Fig.2) Chip pads are exposed on the lower side of CSP and the pads consist of gold.. Cathode pad includes notch mark. (Fig.3) Cathode mark is not limited by the marked area from the Fig.3 (marked area is an example). Solder Print On PCB CSP Attach (Pick and Place) Reflow Flux Cleaning* Inspection Fig. 1. SMT process flow * Flux Cleaning Process will be added when customer requests. 1 Flip Chip 3 Phosphor 2 Silicone Fig. 2. CSP Structure Cathode Marking ( + ) ( - ) Fig. 3. Anode and Cathode markings 2 / 8

2. LGIT CSP Printed Circuit Board (PCB) Design 2.1. LGIT CSP Footprint and PCB Pattern. Bottom side of LGIT CSP includes two pads types. And pattern designs of Fig. 4 and 5 are recommended for safe electrical operation and efficient heat release. (Fig. 4, 5) E.g.) LGIT CSP 1515, 1919 Recommendable soldering pattern Recommendable Stencil Design (Solder type : SAC 305 type6 or 7) (Stencil depth : 0.1mm) 1515 CSP 1515 CSP 1919 CSP 1919 CSP Fig. 4. Recommended CSP Footprint and PCB Pattern *All dimensions in mm Fig. 5. Actual PCB footprint 3 / 8

2.2. PCB Substrate Selection. The characteristics for each PCB type. (Table. 1) FR4 MCPCB Ceramic PCB COST low ~ medium medium high Coefficient of thermal expansion (CTE) LED assembly packing density Mechanical assembly & handling Good Moderate Good Low density applications Easy as board does not easily break Medium density applications Easy as board does not easily break High density applications Hard & Brittle 2.3. Surface finishing on Copper. In case of PCB which has small pad and pitch, it is recommended to use the electro-less nickel immersion gold (ENIG) or organic solder-ability preservative (OSP) over copper pad. 2.4. Silk Screen or Ink Printing. It is not recommended to indicate any marks around CSP. If it is needed, the marks should be apart from CSP over 1mm. 2.5. PCB mask (Stencil) Deviation. Mask Deviation should be managed within ± 50um. (Fig.6 Best Good Not Good White PSR* Copper <0.0 μm Misalignment> < 50.0 μm Misalignment> < 100 μm Misalignment> Fig. 6. * 1. PSR in color is recommended to be white due to CSP s own characteristics. 2. PSR s reflectivity is recommended to be above 80%. 4 / 8

3. LGIT CSP Assembly Process. SMT process is indicated briefly as Fig. 1. 3.1. Solder Paste. For LGIT CSP, It is recommended to use SAC305 solder paste (96.5% tin, 3% silver and 0.5% copper) type 6 or 7 (Maker : Alpha Advanced Materials). * Caution: Need to be careful the ESD when the process is on going. 3.2. Mask Print (Stencil Printing) It is recommended to use the mask that has 100um thickness. Recommended mask conditions are: 1. An opening should have uniform thickness and be without particles or dust 2. To minimize the deviation between mask and PCB to prevent leakage of solder cream from foot print. 3. To use recommended mask size on Fig. 4. 4. To use workstation which is suitable to mechanically support PCB on the printing process (Fig. 7) Auto : need to be marked Fiducial at Mask and PCB to improve the degree of precision. Manual : Not suitable for the chip scale PKG. Squeegee Solder Paste Stencil Plate Copper PCB White PSR Work Station Fig. 7 Auto stencil printing Machine 5 / 8

3.3. Pick and Place 100um of thickness of mask is recommended to be used. 1. Selection of the Collet -. It is recommended to use Teflon type collet to prevent the sticky issue on CSP surface. -. Recommended Collet size (In case of Square type CSP). Internal diameter (ID) : CSP size x 0.55. Outside diameter (OD) : CSPsize x 0.85 -. Collet surface should be very clean without any dust and broken surfaces. 2. Selection of Eject Pin Recommended Pins to maximize the efficiency and minimize the damage is: -. Material type : Teflon -. R : 100um (Depending on CSP size) -. Maker : Sungjin Tech in Korea (MS-7C-L17A20R150-P) It is not recommended to use the Tungsten type pin to prevent damage on back side of chip. Above recommended conditions could be changed according to test conditions. Fig. 8. Recommend Collet Z mount value and the condition to prevent the electrical short CSP Size 0.85 [Side] [Bottom] CSP CSP Size 0.55 Good Not Good White PSR Copper Fig. 8. Left : Pick up image (ID and OD is same as recommend) Middle : Optimized Height condition (OK) Right : Short would be expected after reflow process due to immoderate Z mount value. 6 / 8

3.4. Pattern Recognition It is recommended to recognize each small pads of chips, not CSP s outside size to have right position on PCB. 3.5. Reflow Recommended reflow conditions Table. 2 Fig. 9. Solder reflow profile Profile Feature Pb-Free Assembly Pb-Based Assembly Preheat/Soak Temperature Min(T smin ) Temperature Max(T smax ) Maximum time(t s ) from T smin to T smax 150 200 60~120 seconds 100 150 60~120 seconds Ramp-up rate (T L to T p ) 3 / second max. 3 / second max. Liquidous temperature (T L ) 217 183 Time (t L ) maintained above T L 60~150 seconds 60~150 seconds Maximum peak package body temperature (T p ) 260 235 Time(t p ) within 5 of the specified temperature (T c ) 30 seconds 20 seconds Ramp-down rate (T p to T L ) 6 /second max. 6 /second max. Maximum Time 25 to peak temperature 8minutes max. 6minutes max. 7 / 8

3.6. Flux Cleaning It is highly important to eliminate Flux from PCB surfaces after reflow. Flux Cleaning allows to secure effective performance and reliability data of CSP. <Cleaning Condition> 1. To proceed after having ESD protection condition 2. To heat DI (Deionized) water and De-flux cleaning solution up to 60 C in a vessel 3. To sink reflow-finished CSP into the vessel, and to proceed cleaning with Ultrasonic for about 5 minutes 4. To wash cleaned CSP in running DI water for 3 minutes 5. To look at CSP with microscope if it would be perfectly finished after flux cleaning 6. If it would be finished perfectly, to move onto next process, or not, perform cleaning repeatedly 7. To bake CSP at 80 C for 5hours to remove moisture 3.7. Electrostatic Discharge Protection LGIT CSP is guaranteed up to ESD 2kV referring to JEDEC standard (Document : JESD625B) Requirements for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices -. To use board designed in accordance with JESD625B for working -. During working, to wear protective equipment which prevents ESD (e.g.: Wrist Straps) -. During CSP s storage and handling, to remove static and/or particles on the surface of CSP (e.g. : Usage of Ion Blower) -. To store CSP in a bag which is anti-esd Above is general conditions for ESD protection, and additional protection could be needed depends on the product application. 8 / 8

4. Caution for Manual Handling In principle, CSP itself should not be touched with tweezers. In unavoidable case, Anti electrostatic tweezers should be used for manual handling. To hold sides of CSP with tweezers and not to touch upper side of CSP (Fig. 10) Fig. 10. 9 / 8

SPECIFICATION MODEL 1515, 1919 CSP DOCUMENT No. - REG. DATE - REV. No. 1.0 REV. DATE 16.06.13 PAGE 11 Change History of Revision Revision Date Contents of Revision Change Remark 0.0 15.07.02 New Establishment 1.0 16.06.13 Page 2 : Figure 3 revised, Comment added Page 3 : corrected 1818 to 1919, Figure 4 amended Page 4 : Comment added Page 10 : Change history of revision sheet added