Temperature Scales. Questions. Temperature Conversions 7/21/2010. EE580 Solar Cells Todd J. Kaiser. Thermally Activated Processes

Similar documents
Lab #2 Wafer Cleaning (RCA cleaning)

Report 1. B. Starting Wafer Specs Number: 10 Total, 6 Device and 4 Test wafers

Fabrication Technology

4. Thermal Oxidation. a) Equipment Atmospheric Furnace

Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference

Photolithography I ( Part 2 )

Silicon Manufacturing

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term Solution to Problem Set 2 (16 pts)

Lecture 22: Integrated circuit fabrication

Semiconductor Device Fabrication Study

Semiconductor Technology

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

KGC SCIENTIFIC Making of a Chip

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

Section 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey

Fabrication and Layout

How To Write A Flowchart

Lecture Day 2 Deposition

Plasma-Enhanced Chemical Vapor Deposition

4/10/2012. Introduction to Microfabrication. Fabrication

Introduction to Micro/Nano Fabrication Techniques. Date: 2015/05/22 Dr. Yi-Chung Tung. Fabrication of Nanomaterials

CMOS LAB MANUAL CMOS LAB MANUAL

1. Introduction. What is implantation? Advantages

Fabrication Techniques for Thin-Film Silicon Layer Transfer

MEMS LAB MANUAL. Matthew Leone Todd Kaiser Montana State University. Special Thanks to: Andy Lingley Brad Pierson Phil Himmer

Ultra High Barrier Coatings by PECVD

Regents of the University of California

Surface micromachining and Process flow part 1

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

EE C245 ME C218 Introduction to MEMS Design Fall 2011

There are basically two approaches for bulk micromachining of. silicon, wet and dry. Wet bulk micromachining is usually carried out

Isolation Technology. Dr. Lynn Fuller

Midterm evaluations. Nov. 9, J/3.155J 1

Process Flow in Cross Sections

Semiconductor Technology

Fabrication and Layout

Oxide Growth. 1. Introduction

Surface Micromachining

300mm Wafer Stain Formation by Spin Etching

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Section 4: Thermal Oxidation. Jaeger Chapter 3

ME 141B: The MEMS Class Introduction to MEMS and MEMS Design. Sumita Pennathur UCSB

micro resist technology

Dr. Priyabrat Dash Office: BM-406, Mob: Webpage: MB: 205

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

Low-temperature, Simple and Fast Integration Technique of Microfluidic Chips by using a UV-curable Adhesive

Basic&Laboratory& Materials&Science&and&Engineering& Micro&Electromechanical&Systems&& (MEMS)&

Thermal Evaporation. Theory

Microfabrication of Heterogeneous, Optimized Compliant Mechanisms SUNFEST 2001 Luo Chen Advisor: Professor G.K. Ananthasuresh

Lecture 4. Oxidation (applies to Si and SiC only) Reading: Chapter 4

Lecture 10: MultiUser MEMS Process (MUMPS)

Silicon Wafer Processing PAKAGING AND TEST

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES.

EQUIPMENT AND SYSTEM FOR VACUUM COATING METALLIZING, SPUTTERING, PLASMA and PECVD. Hybrid system KOLZER DGK 36

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

NanoSystemsEngineering: NanoNose Final Status, March 2011

Dow Corning WL-5150 Photodefinable Spin-On Silicone

Chemistry 145 Exam number 4 name 11/19/98 # Faraday s constant is 96,500 c/mole of electrons.

Copper Odyssey. Chemical Reactions of Copper

Radiation Tolerant Isolation Technology

Today s agenda (19-JAN-2010)

CMOS FABRICATION. n WELL PROCESS

PROCESSING OF INTEGRATED CIRCUITS

Brian Izzio 5th Year Microelectronic Engineering Student. Rochester Institute of Technology

Uncrosslinked SU-8 as a sacrificial material

micro resist technology

Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,

Atomic Layer Deposition(ALD)

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Lab 1: Field Oxide. Overview. Starting Wafers

ME 189 Microsystems Design and Manufacture. Chapter 9. Micromanufacturing

MCC. PMGI Resists NANO PMGI RESISTS OFFER RANGE OF PRODUCTS

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

CHAPTER 5: DIFFUSION IN SOLIDS

Amorphous Silicon Solar Cells

Processing guidelines. Negative Tone Photoresist Series ma-n 2400

EEC 118 Lecture #5: MOS Fabrication. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

EE 434 Lecture 9. IC Fabrication Technology

Imperfections: Good or Bad? Structural imperfections (defects) Compositional imperfections (impurities)

Semiconductor Technology

Gaetano L Episcopo. Introduction to MEMS

AZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process Data Package

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

Process steps for Field Emitter devices built on Silicon wafers And 3D Photovoltaics on Silicon wafers

VLSI Technology. By: Ajay Kumar Gautam

Multilayer barrier for particle encapsulation

Defects and Diffusion

Lithography Tool Package

PARYLENE ENGINEERING. For Longer Lasting Products

Deep Silicon Etching An Enabling Technology for Wireless Systems Segment By Carson Ogilvie and Joel Goodrich Commercial Product Solutions

Transcription:

7/1/010 EE80 Solar Cells Todd J. Kaiser Flow of Wafer in Fabrication Lecture 0 Microfabrication A combination of Applied Chemistry, Physics and ptics Thermal Processes Diffusion & xidation Photolithograpy Depostion Etching Wafer In Film Deposition Photo Lithography Doping Mask Set Etching Wafer out 1 Questions What is heat? Heat is the internal energy of a solid which is stored as atom vibration. What is heat flow? Heat flow represents the transfer from hot to cold of energy by the random motion and collisions of atoms and molecules Heat is removed by: Conduction through solids Convection through fluids and gases Radiation through no medium (IR) What is temperature? Temperature is a measure of the mean kinetic energy of the molecules. Temperature Temperature Scales Body Temperature 98.6 F 1 F 77 F Where do these 3 F 100 C 37 C temperature scales intersect? C 0 C Room Temperature Water freezes Heat Energy Water Boils 3 4 Temperature Conversions F = 3 C = 0 F = 1 C = 100 1 3 180 9 F = C + 3 = C + 3 = C + 3 100 0 100 9 if F = C F = F + 3 4 o o F = 3 F = 3 = 40 F = 40 C 4 Thermally Activated Processes Thermal energy required to initiate process. Diffusion Interstitial impurity atoms move in lattice A A* B U = PE(x) U A* A* o K = 73 + o C E A U A = U B A B X Displacement 6 1

7/1/010 Thermally Activated Process Energy below the activation energy Energy above the activation energy Diffusion Movement of particles from high concentration to low concentration Mass transport within solids by stepwise atomic motion Thermal energy drives reaction 7 8 Vacancy Diffusion Interstitial Diffusion Vacancy Requires vacancies (defects) Rate a function of the number of defects present More rapid than vacancy diffusion More empty interstitial positions than vacancies 9 10 Diffusion Process where particles tend to spread out or redistribute due to random thermal motion from high concentration to low concentration Ex: spill a beer and eventually the whole room smells like a brewery r perfume 1-D system particles have an equally chance of jumping left or right due to thermal energy, if hit a wall bounce back to original bin Diffusion (doping ) Activation energy energy required to get over potential barrier (change location) E = A D D0 exp kt Arrhenius Rate Equation How far does the impurity move root mean ' displacement L = L = [ D( T ) t] i total Diti θ = 180 θ = 90 θ = 0 y x a X L Y After N jumps θ = 70 11 1

7/1/010 B Diffusion Reactions P 3 + 3 4B + 3 + 4P + xide ( 4 ) 4 tetrahedron Dopant Sources Substrate Doping Elements Dioxide and four closest oxygen atoms 13 14 Quartz vs fused silica Thermal xidation of Ambient Dry Wet H + + H + H Diffusion Reaction at interface Crystalline Quartz Amorphous fused silica Which method gives the better quality insulator Wet or Dry oxidation? Why? Which method is faster? Why? 1 16 xidation of Dry oxidation slower (larger molecules) but better quality of oxide. Wet oxidation faster but quality suffers due to the diffusion of the hydrogen gas out of the film. This creates paths that electrons can follow. Consumed in xidation 4% 46% Dioxide Dangling bonds xide grows at the silicon oxide interface. xygen or water vapor must diffuse through the oxide to reach the interface. This limits the practical thickness that can be grown. The resulting oxide expands out of the surface, which creates high compressive stress. 17 18 3

7/1/010 Thermal xidation of oxidizes on exposure to oxygen Dry : + Wet : + H + H Room temperature in air creates Native xide Very Thin ~1nm poor insulator, but can impede surface processing of Dry xide: 900 100 C in Thin 0.0 0.µm : Excellent insulator: gate oxides Wet xide: 900 100 C in H Thick <.µm : Good Insulator: field oxides, Masking 19 Color Chart 0 Photolithography Lithography is the basic technique to define and transfer patterns in most microfabrication procedures Photolithography uses UV light through a mask onto a photosensitive organic (photoresist, PR) Positive resist exposed resist is removed in developer What shows goes (image of mask) Shipley 1813 Negative resist UV light cross links polymer and developer rinses away non cross linked chains exposed remains (negative of mask) PR protects region for the next process step UV light Positive Resist vs Negative Resist Mask Substrate Photoresist Thin Film Positive Resist Negative Resist Image of Mask Remove Exposed Film Negative of Mask 1 Exposure/Developing Thin Film Etching Correct exposure and development Positive or Negative? Under exposed (strip PR and start again) Anisotropic etching Under developed (continue developing) ver developed (strip PR and start again) Patterned Photoresist on a thin film Isotropic etching 3 4 4

7/1/010 1) Deposit Film ) Apply Photoresist 3) Expose Photoresist t 4) Develop Photoresist ) Transfer Pattern Pattern Thin Film Thin Film Substrate Photoresist UV Light Mask Positive or Negative? Apply Photoresist pen top cover to access vacuum chuck. Make sure 4 chuck is in place Place wafer on vacuum chuck. Use the centering tool to make sure the wafer is in the center. It is important to make sure the flats aren t used in the centering process. Close cover. Press RUN then 9 then Start to start program 9. Record rate and time Watch to make sure the wafer doesn t wobble when it does the test spin. If the wafer doesn t wobble then press Start again. Watch the timer on the spinner when it dispenses the PR you may have to hold down the plunger. nce it is dispensed close the door to the fume hood. Photo spin coater 6 Press ption, Start, Run, 9 Place wafer on hot plate and push to the pins on the hot plate. Wait for the vacuum on the hot plate to initiate the process Watch counter Take the wafer off as soon as the counter reaches zero. Prebake Photo hot plate ABM Contact Aligner 7 8 Alignment position Groups of alignment marks should be placed near the perimeter of the mask sets Microscope objectives Makes rotational alignment easier Alignment is iterative process x y then theta, x y then theta Exposure Turn on vacuum pump. Put mask on the mask holder and turn on the vacuum. (Insert mask with chrome side down) Raise the wafer stage (switch on the right) Load wafer onto vacuum chuck. Turn on vacuum chuck. Beware of flat position Lower stage. Raise wafer until it comes is contact with the mask. You will feel the micrometer knob slip. photo 9 30

7/1/010 Lower wafer 100 µm Calculate the exposure time Auto expose. Don t look at the light. Remove mask and wafer. Leave the machine on. Aligner Mask Holder Development PR comes with corresponding developer. Typically a KH dissolved in water that reacts with PR to form amines and metallic salts Very temperature sensitive ii chemical reaction, therefore need to monitor or set temperature. After development a hard bake is used to further set the PR and drive off absorbed water and solvent. 31 3 MF 319 Pour developer into crystallization dish Time the development Record time and developer concentration Rinse and inspect If PR is not entirely removed in exposed areas, return to developer Record additional time Develop Postbake If patterns are well defined post bake This drives off the remaining solvent Record time and temperature 33 34 Wet Etching Dioxide HF supplied by vendor is 49% Etch rate too fast + 6 HF H F6 + H Reaction consumes HF rate will be function of time Buffering agent added to maintain HF concentration Ammonium Fluoride: NH 4 F 6:1 Buffered xide Etch 6:1 NH 4 F:HF (40%:49%) 3 Etch Rate The rate at which the material is removed T T change in thickness etch rate = = t change in time 36 6

7/1/010 Etch xide (HF solution) BE 6:1 Etch rate 900nm/min Calculate required time for your oxide thickness Approx. 6 minutes Rinse and dry It is better to over etch at this step than under etch. Record time and concentration used Solvent Clean Acetone Red Isopropyl Alcohol Blue Methanol Green DI water Dry with nitrogen gun Store wafer in dry box 37 38 Atoms from a solid are vaporized 3 Basics Steps of Evaporation ur Physical Vapor Deposition (PVD) Vaporized atoms are transported through a reduced d pressure region Atoms condense on a solid surface to form a thin film 39 40 PVD: Loading the Wafers PVD: Mounting the Filament 41 4 7

7/1/010 PVD: Images of the filament PVD: Unloading 43 44 Wet Etching Aluminum Phosphoric Acetic Nitric Acids (PAN etch) 16:1:1: H 3 P 4 :CH 3 CH:HN 3 :H Heated to 3 4⁰C 30Å/minute Nitric oxidizes Al Al 3 Phosphoric dissolves alumina By product hydrogen gas Do under fume hood Gas bubbles can micro mask 4 8