Semiconductor Devices

Similar documents
HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

Lecture 22: Integrated circuit fabrication

Fabrication Technology

EE 434 Lecture 9. IC Fabrication Technology

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

R Sensor resistance (Ω) ρ Specific resistivity of bulk Silicon (Ω cm) d Diameter of measuring point (cm)

Schottky-barrier and MIS solar cells

Isolation of elements

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

Semiconductor Technology

Avalanche Breakdown (Reverse biased PN junction)

Metallization. Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance

Metallization. Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance

Fabrication, Electrical Characterization, and Annealing of Al/, Cu/, and Au/4H-SiC Schottky Diodes

Isolation Technology. Dr. Lynn Fuller

Process steps for Field Emitter devices built on Silicon wafers And 3D Photovoltaics on Silicon wafers

Schottky Tunnel Contacts for Efficient Coupling of Photovoltaics and Catalysts

Effect of external gettering with porous silicon on the electrical properties of Metal-Oxide-Silicon devices

Silicon Wafer Processing PAKAGING AND TEST

Nanosilicon single-electron transistors and memory

Deviation from the Ideal Diode. Ideal diode equation. I The mechanism for breakdown 1. Avalanching 2. Zener Process. Ideal diode

Thin film silicon technology. Cosimo Gerardi 3SUN R&D Tech. Coordinator

Effect of grain size on the mobility and transfer characteristics of polysilicon thin-film transistors

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Long-term reliability of SiC devices. Power and Hybrid

Photovoltaics under concentrated sunlight

EEC 118 Lecture #5: MOS Fabrication. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Fabrication and Layout

Physical Structure

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

Radiation Tolerant Isolation Technology

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1

Ex-situ Ohmic Contacts to n-ingaas

CMOS FABRICATION. n WELL PROCESS

"Plasma CVD passivation; Key to high efficiency silicon solar cells",

Chapter 18: Electrical Properties

Defect Characterization of 4H-SIC by Deep Level Transient Spectroscopy (DLTS) and Influence of Defects on Device Performance

Status Report: Optimization and Layout Design of AGIPD Sensor

Advanced CMOS Process Technology Part 3 Dr. Lynn Fuller

Modeling and Electrical Characterization of Ohmic Contacts on n-type GaN

CSI G SYSTEMS CSI GAS DELIVERY SUPPORT. Chemical Vapor Deposition (CVD)

Electrical measurements of n-type 4H- silicon carbide metal contacts

Materials Characterization

Growth of copper oxide thin films for possible transparent electronic applications

EE-612: Lecture 28: Overview of SOI Technology

8. Epitaxy. - Extended single-crystal film formation on top of a crystalline substrate

Lecture 4. Oxidation (applies to Si and SiC only) Reading: Chapter 4

Solar Cells Fabrication Technologies

Recombination processes controlling the carrier lifetime in n 4H SiC epilayers with low Z 1/2 concentrations

Implant Metrology for Bonded SOI Wafers Using a Surface Photo-Voltage Technique

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

Some Aspects of Sublimation Growth of SiC Ingots p. 41 Growth of Highly Aluminum-Doped p-type 6H-SiC Single Crystals by the Modified Lely Method

Suitable Semiconductor Properties for Photoelectrochemistry Evaluated using Nitrides

Schottky-Barrier-Height Modulation of Ni Silicide/Si Contacts by Insertion of Thin Er or Pt Layers

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

1. Introduction. What is implantation? Advantages

Heavily Aluminum-Doped Epitaxial Layers for Ohmic Contact Formation to p-type 4H-SiC Produced by Low-Temperature Homoepitaxial Growth

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

State of the art quality of a GeOx interfacial passivation layer formed on Ge(001)

Increased Efficiency and Improved Reliability in ORing functions using Trench Schottky Technology

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 55, NO. 4, AUGUST

Solar Spectrum. -Black body radiation. Light bulb 3000 K Red->Yellow->White Surface of Sun 6000 K

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

Polycrystalline CdS/CdTe solar cells

Amorphous Silicon Solar Cells

Lecture 8. Deposition of dielectrics and metal gate stacks (CVD, ALD)

EE 560 FABRICATION OF MOS CIRCUITS. Kenneth R. Laker, University of Pennsylvania

Chapter 5 Epitaxial Growth of Si 1-y C y Alloys

CMOS Manufacturing Process

3.46 OPTICAL AND OPTOELECTRONIC MATERIALS

Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,

Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 6: New Materials, Processes, and Equipment

Lecture 2. Fabrication and Layout

Piezoresistance in Silicon. Dr. Lynn Fuller Webpage:

EE525/PHY532 Photovoltaic Devices

5 th Quarterly Report EPRI Agreement W July 1- September 30, 1999

Laser Spike Annealing for sub-20nm Logic Devices

Brian Izzio 5th Year Microelectronic Engineering Student. Rochester Institute of Technology

Transmission Mode Photocathodes Covering the Spectral Range

Diamond semiconductor technology for RF device applications

A. Obeidat Process Technology Development, National Semiconductor Corp., Santa Clara, California 95051

Failure Analysis: The Right Way

Lecture Day 2 Deposition

Kerf! Microns. Driving Forces Impact of kerf is substantial in terms of silicon usage 50 % of total thickness for 100 mm wafers

Point-contacting by Localised Dielectric Breakdown: A new approach for contacting solar cells

(51) Int Cl.: H01L 29/66 ( ) H01L 29/47 ( ) H01L 29/82 ( ) G11C 11/16 ( ) H01L 43/08 ( ) H01L 27/22 (2006.

SnO 2, ZnO and related polycrystalline compound semiconductors: An overview and review on the voltage-dependent resistance (non-ohmic) feature

Electrical Characterization of Al/n-CdTe/NiCr Schottky Diodes

Basic Opamp Design and Compensation. Transistor Model Summary

Basics of Solar Photovoltaics. Photovoltaics (PV) Lecture-21

Epitaxy Processing and Safety Considerations. Alan Simpson

Chapter 2. Density 2.65 g/cm 3 Melting point Young s modulus Tensile strength Thermal conductivity Dielectric constant 3.

LANDOLT-BÖRNSTEIN. Zahlenwerte und Funktionen aus Naturwissenschaften und Technik. Neue Serie. Gesamtherausgabe: K.-H. Hellwege O.

Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications

Plasma-Enhanced Chemical Vapor Deposition

FYS 9n4310 Materials Science of Semiconductors PROBLEMS

VLSI Technology. By: Ajay Kumar Gautam

Nano-Processing for High Voltage and High Power Devices. J. Parsey March 21, 2013

Transcription:

Semiconductor Devices - 2014 Lecture Course Part of SS Module PY4P03 Dr. P. Stamenov School of Physics and CRANN, Trinity College, Dublin 2, Ireland Hilary Term, TCD 20 th of Jan 14

M-S and p-n Junctions Minor current components The Schottky effect Abrupt p-n junction Charge, potential, field and bands... Graded p-n junction Charge, potential, field and bands... Epitaxial diodes Current components and IV-characteristics

Focus on Minority Components a) Thermionic emission b) Tunnelling c) Recomb. in dep. region d) Deep recombination After: Rhoderick and Williams (1988) Metal-Semiconductor Contacts

Recombination in the Depleted Region Recombination time in the depleted region Intrinsic carrier concentration The product of the carrier concentrations is voltage activated. No bias reverts to equilibrium case Simple modelling only in complete activation approximation (barrier height must be high enough) Distorts very significantly the experimental activation scales (temperature dependencies). When the junction structure is bad, with many recombination centres this component can dominate the total current.

Hole Injection (Deep Recombination) Hole current Just a reminder Barrier for the holes Bias dependence (implicit via J) Corresponding Barriers Donor states offset Minority Injection Ratio Conventionally considered spurious (reverse gated JFET) Its analogue in p-n junctions is very important for the BJT principle of operation (will be discussed later in the course)

Schottky Effect Barrier Lowering + - Classical Image Charge Effect M Ground S Maximal depleted region E-field Actual Build-in Potential One should always measure lower barrier than expected (or otherwise suspect large recombination currents) Usually corrected for, based on calculations.

Abrupt pn-junction Diodes Contact Metal Oxide Insulation Semiconductor base Diffused counterdoped Region SMV14xx Skyworks Recipe... Diffuse from a constant source Clean-up Deposit metal Contact Features Building block Control of Capacitance Low forward drop Lower reverse bias leakage Minority carrier device

log N Abrupt Junction via Diffusion p-type n-type N a Surface Diffused N d Substrate Doping Distance from the top surface Can be manufactured by counter-diffusing a surface region In a constant source diffusion N a can be rather high while keeping the L d short an approximation of abrupt p + n junction

Charge, Field, Potential and Bands E qn d de/dx = / s x x d x qn a V bi c.b. qv bi x d x x v.b. E F d /dx = -E(x)

log N Graded Junction via Diffusion p-type n-type N a Diffused N d Substrate Doping Distance from the top surface Can be manufactured by counter-diffusing a surface region In a limited source diffusion N a can be distributed within a smoother profile with a longer diffusion length.

Charge, Field, Potential and Bands E de/dx = / s x x d x V bi c.b. qv bi x d x x v.b. E F d /dx = -E(x)

Epitaxial Growth Si-on-Si, CVD There are a number of different methods that can achieve epitaxial growth MBE CVD, LPE, PLD, however, the most popular for Si epilayers is the CVD (silane process). The main reactions are as follows: Si + 3 HCl SiHCl 3 + H 2 4 SiHCl 3 SiH 4 + 3 SiCl 4 The decomposition of SiCl 4 carried by H 2 over the silicon wafers results in epilayer growth at temperatures > 1200 o C. Silane is rather pirophoric especially when mixed with nitrogen. It irritates the eyes and is rather toxic with lethal concentrations below 1 %. Doping is achieved by admixing gases such as PH 3 and AsH 3 also extremely toxic.

Epitaxial Diode Contact Metal Oxide Insulation Semiconductor base Epitaxial Layer Diffused counterdoped Region Avoids the necessity for a very thin base The epitaxial (greek: επιταξία) layer needs only be several micrometer thick The secondary junction formed (say nn + ) is normally perfectly ohmic Recipe... Grow an epilayer Oxidize Diffuse from a constant source... Features Building block Low series resistance Low forward drop Lower reverse bias leakage Minority carrier device

log N Abrupt Junction in an Epilayer p-type n-type epilayer n + -type substrate N d Substrate Doping N d Epilayer Doping N a Surface Diffused Distance from the top surface Can be readily manufactured, provided epitaxy is available Since the diffusion of the pn-junction is executed after the epitaxial growth the nn + transition is actually rather smooth

Static, Zero-bias Considerations Poisson s Equation Parabolic dependence Postulate of constant gradient Electric Field Profile Build-in Field Magnitude Note that the power law is not the same as in the case of Schottky diodes Associated Capacitance

Static, Biased Considerations Quasi-equilibrium potential Treat as definitions Remember!!! The potentials for electrons and holes pn-product under bias

Current Components Electrons Holes At the edge of the depleted region Applied Bias Continuity The same for holes

Thanks and Acknowledgements Thank You Very Much for Your Attention!