Roll-to-roll Vacuum Processing of Organic Thin Film Transistors

Similar documents
EXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES

Applied Research for Vacuum Web Coating: What is Coming Next?

From Vacuum to Atmosphere and back an in-house Process Chain for Different Products

The Effects of Defects on the Moisture-Barrier Performance of Clear Coatings on Polymer Substrates.

Flexible Electronics: Integration Processes for Organic and Inorganic Semiconductor-Based Thin-Film Transistors

Flexible functional devices at mass production level with the FLEx R2R sald platform

Roll-to-roll Technology for Transparent High Barrier Films

High-Resolution, Electrohydrodynamic Inkjet Printing of Stretchable, Metal Oxide Semiconductor Transistors with High Performances

CONFERENCE EVALUATION FORM

Freshure Coatings: Environmentally Friendly Barrier Coatings

"ITO Film Trend for Touch Panel Applications"

Yung-Hui Yeh, and Bo-Cheng Kung Display Technology Center (DTC), Industrial Technology Research Institute, Hsinchu 310, Taiwan

Aligned Carbon Nanofibre-Polymer Composite Membranes. CNT Growth and Manipulation. Eleanor Campbell Dept. of Physics, Göteborg University

Amorphous Oxide Transistor Electrokinetic Reflective Display on Flexible Glass

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

IMRE/ETPL Flagship Project

350 C for 8 hours in argon atmosphere. Supplementary Figures. Supplementary Figure 1 High-temperature annealing of BP flakes on SiO 2.

High Rate low pressure PECVD for barrier and optical coatings

ABSTRACT: INTRODUCTION:

Lecture Day 2 Deposition

ITO SPUTTER COATED FILMS FOR TOUCH PANEL APPLICATIONS USING ROTARY SINTERED CERAMIC ITO TARGETS: WHAT CAN BE LEARNED FROM GLASS COATING?

Photonic Drying Pulsed Light as a low Temperature Sintering Process

Large-area patterning by roller-based nanoimprint lithography

Nanotransfer Printing of Organic and Carbon Nanotube Thin-Film Transistors on Plastic Substrates

An Improved Process for Fabricating High-Mobility Organic Molecular Crystal Field-Effect Transistors

Barix Multilayers: a Water and Oxygen Barrier for Flexible Organic Electronics. Robert Jan Visser

LOW TEMPERATURE PHOTONIC SINTERING FOR PRINTED ELECTRONICS. Dr. Saad Ahmed XENON Corporation November 19, 2015

Ultra High Barrier Coatings by PECVD

Atomic Oxygen-Resistant, Static-Dissipative, Pinhole-Free Coatings for Spacecraft

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Electronics from the Printing Press

Cellulose Nanofiber Composite Substrates for Flexible Electronics

Advanced Sheet-to-Sheet and Roll-to-Roll thin-film processing on ultra-thin flexible glass for flexible electronic devices

Organic Solar Cells. Green River Project

CMOS Manufacturing Process

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

Barrier coating for food packaging

Fabrication Techniques for Thin-Film Silicon Layer Transfer

A Technology Decision Adhesive Lamination or Extrusion Coating/Lamination?

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

EE 560 FABRICATION OF MOS CIRCUITS. Kenneth R. Laker, University of Pennsylvania

Towards scalable fabrication of high efficiency polymer solar cells

Introduction to Micro/Nano Fabrication Techniques. Date: 2015/05/22 Dr. Yi-Chung Tung. Fabrication of Nanomaterials

The world's first sterilizable flexible organic transistor 7 March 2012, By Karen McNulty Walsh and Peter Genzer

Oxide Growth. 1. Introduction

Cu Wiring Process for TFTs - Improved Hydrogen Plasma Resistance with a New Cu Alloy -

Productivity versus Profitability in Vacuum Web Coating

Manufacturing Process

Schottky-Barrier-Height Modulation of Ni Silicide/Si Contacts by Insertion of Thin Er or Pt Layers

Electrical Characteristics of Rare Earth (La, Ce, Pr and Tm) Oxides/Silicates Gate Dielectric

1 Thin-film applications to microelectronic technology

Lecture 22: Integrated circuit fabrication

Memory Devices. Ki-Nam Kim, President, Institut of Technology Samsung Electronics, 2010 IEDM, San Francisco.

CMOS FABRICATION. n WELL PROCESS

Supporting Information

QPL Verification - a Key Element in Parylene Coating Specification

Fabrication and Layout

State of the art quality of a GeOx interfacial passivation layer formed on Ge(001)

Surface Acoustic Wave fabrication using nanoimprint. Zachary J. Davis, Senior Consultant,

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

Semiconductor Technology

Samuel Graham. Acknowledgements

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

Supporting Information. Flexible, Low-Power Thin-Film Transistors (TFTs) Made of Vapor-Phase. Synthesized High-k, Ultrathin Polymer Gate Dielectrics

Silicon Wafer Processing PAKAGING AND TEST

1 Introduction. 2 Basic Technology

High Mobility Solution Processed. Organic Thin Film Transistors

Process steps for Field Emitter devices built on Silicon wafers And 3D Photovoltaics on Silicon wafers


KGC SCIENTIFIC Making of a Chip

Thin Films & AR Coated. Viewports. Thin Film & AR Coated. Viewports

Comparison of Atmospheric Plasma and Corona Treatments in Promoting Seal Strength

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

Plasma Innovations. Plasma Innovations. PLASMACOAT 3D is the revolutionary dry metallization process for the next generation of polymer electronic

Contents. 1. Introduction to Materials Processing Starting Materials 21. Acknowledgements

GREEN PRINTING AND PACKAGING SOLUTIONS

EEC 118 Lecture #5: MOS Fabrication. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Advances in Intense Pulsed Light Solutions For Display Manufacturing. XENON Corporation Dr. Saad Ahmed Japan IDW 2016

MVTR Barrier of Metallized PLA Films

Fabrication of Ru/Bi 4-x La x Ti 3 O 12 /Ru Ferroelectric Capacitor Structure Using a Ru Film Deposited by Metalorganic Chemical Vapor Deposition

Project III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Ceramic and glass technology

Nanoimprinting in Polymers and Applications in Cell Studies. Albert F. YEE Chemical Engineering & Materials Science UC Irvine

Parylene A superior coating

Dr. Priyabrat Dash Office: BM-406, Mob: Webpage: MB: 205

Experiences of PLD Technology for LIB Separators. PICODEON Oy. Neal White

SURFACE PROTECTION. ForceField 2700 Series Low gel surface protection film Coextruded adhesive based product GENERAL PRODUCT INFORMATION:

Woven Electrodes for Optoelectronic Devices. Peter Chabrecek. Sefar AG, 9425 Thal, Switzerland

3M Contrast Enhancement Film

Annual Meeting. North Carolina State University Dr. Veena Misra. January 17 19, 2017 December

^DDD. (12) United States Patent Bill et al. (io) Patent No.: US 6,459,625 Bl (45) Date of Patent: Oct. 1,2002 US B1 \ / \

Clear barrier films- Process, Performance and Opportunities. Andrew Skinner Technical Manager Amcor Flexibles Camvac

Semiconductor Device Fabrication Study

Processing guidelines

CORONA AND PLASMA TREATMENT

MCC. PMGI Resists NANO PMGI RESISTS OFFER RANGE OF PRODUCTS

MCC. NANO PMMA and Copolymer

Transcription:

Roll-to-roll Vacuum Processing of Organic Thin Film Transistors Hazel Assender Department of Materials University of Oxford DALMATIAN TECHNOLOGY 1

Aim of the Research To demonstrate the ability to fabricate all-evaporated transistors in a R2R vacuum web process environment exploiting the technology that is used in the packaging industry. - Flexible, polymer substrate (web) - High speed (e.g. 1m/s web speed) - R2R process - Low cost materials Possible application: anticounterfeiting/product tracking tags for packaging. 2

Issues to consider 1) Process parameters in R2R environment building and testing transistors. 2) Circuit design tailored for the properties achievable with this manufacturing route 3) Materials (organic semiconductor and polymer gate insulator layer) developed for this manufacturing route 4) Patterning processes 5) Robustness of final devices Source and Drain (Metal) e.g. 90nm pentacene L Org. Semiconductor Gate Substrate W Insulator e.g. 0.5µm acrylic e.g. 125µm thick PEN 3

Roll-to-roll devices Gate insulator layer: Flash evaporated monomers then cure Perhaps surface modification layer: Various options Molecular semiconductor: Evaporation Source and Drain (Metal) Gate: pattern metallization Possible interlayer L W Org. Semiconductor Gate Insulator (e.g. acrylic dielectric) Source and Drain: pattern metallization Polymer smoothing layer: Flash evaporated monomers then cure Substrate (e.g. PET) Build complete device structure on the substrate Possible surface modification Encapsulation layer/gas barrier 4

Materials: pattern metallization Anilox Roller and Oil Boiler Winding zone Evaporation zone 5 10-4 mbar Unwind Cliché Plate PRINTING RESOLUTION MD: 30-50 micron TD: 30-50 micron Process Drum Rewind Magnification x 60 Magnification x 200 {-------Source/Drain Electrodes------} 5

Depositing the gate-insulator In-line process High speed Smooth Acrylic layer Heat Tank 250 C Vacuum i. Evaporate monomer (liquid) ii. Monomer condenses onto substrate (web) as a liquid (flat) iii. Polymerize (cure) in-situ to a solid 6

Patterning the organic layers Insulator: Development of solventless printing (e.g. flexoprint and inkjet) of liquid monomer prior to e-beam or UV cure Semiconductor: High speed organic vapour jet printing. We have demonstrated working devices made with OVJP. Doctor blade Printing plate Cure Carrier gas in Nozzle Anilox roller Substrate Ink bath Gas out Gas heating furnace Semiconductor furnace 7

Gate insulator deposition V D (V) -50-40 -30-20 -10 0 0 V D (V) -40-30 -20-10 0 0 I D (na) -2-4 -6-8 -10 First devices V G -10V -20V -24V -30V -40V -44V Increase e-beam cure current I D (na) -5-10 E-beam cured V G 0V -10V -20V -30V -40V 0 0 Anneal (150ºC 1hr) I D (µa) -1-10V -2-20V -30V -40V -3-50V -50-40 -30-20 -10 0 V D (V) Plasma cured, single pass Make R2R process I D (µa) -2-4 -6 I on /I off = 1.3x10 3 V th = 15V µ = 0.1cm 2 /Vs -10V -20V -30V -40V -40-30 -20-10 0 V D (V) E-beam cured + annealed 8

Modification of the insulator surface Spin coat a thin (20-40nm) polymer layer: Ester:carbon ratio 1µm Mobility (cm 2 /Vs) 0.1 0.01 PNP PS PVS PBM TPGDA PMMA 0.01 0.1 1 10 Polar part surface energy (mn/m) 9

Materials developments DNTT, dinaphtho[2,3-b:2,3 -f]thieno[3,2-b]thiophene, has better environmental stability due to a reduced tendency to oxidize. Synthetic route for DNTT: DNTT synthesised and processed via A, literature route and B, an evolved method. 10

DNTT devices TPGDA / DNTT TPGDA / Pentacene TPGDA / PS / DNTT TPGDA / PS / Pentacene V T (V) µ (cm 2 V -1 s -1 ) I on /I off S (V/decade) -4 0.12 10 5 1.8-12 0.04 10 3 8.0-1 0.95 ± 0.17 10 7 0.5-10 0.57 ± 0.04 10 6 2.0 Yields, tested over batches of 96 transistors Made with solution-cast PS dielectric: 66% Made with evaporated TPGDA/PS dielectric: 100% V g (V) -40-20 0 20 1E-4 0.010 I d (A) 1E-6 1E-8 0.005 I d 0.5 (A 0.5 ) DNTT µ=1 cm 2 /Vs Pentaceneµ=0.6 cm 2 /Vs 1E-10 1E-12 0.000 11

Modelling DNTT devices I D (ma) 0-20 -40-60 Log 10 (I D /A) -40-20 0 V D (V) Vg=-0.5V -2.5V -4.0V -30.0V -30-20 -10 0 V G (V) -4-6 -8-10 Vg=0V -5V -10V -15V -20V -25V -30V Parameter Solutiondeposited PS insulator Evaporated acrylic insulator Evaporated acrylic insulator with PS buffer Ambient Air Air Vacuum W(µm) 15900 3000 2400 L(µm) 36 150 200 C i (nf/cm 2 ) 1.59 5.84 12.8 V T (V) -3.91-4.78-1.31 V 0 (V) 1.45 3.12 0.31 V ACC 1 1 1 µ ACC (cm 2 /Vs) 0.01 0.04 1.05 γ 0.63 0.36 6x10-7 λ 0.0124 0 0 M SAT 2.84 3.41 2.58 A SAT 0.20 1.42 1.41 I 0 (fa) 30 30 30 σ 0 (S) 7x10-14 1x10-20 1x10-13 R S (kω) 438 0 73.9 R D (kω) 337 0 86.6 12

-V Invertor Enhancement Load V OUT V IN Driver OTFT Experimental Response Transfer Plot 13

Logic Circuits NAND NOR Truth Table NAND V IN 1 V IN 2 V OUT 0 0 1 0 1 1 1 0 1 1 1 0 Truth Table NOR V IN 1 V IN 2 V OUT 0 0 1 0 1 0 1 0 0 1 1 0 14

Ring Oscillator V DD (V) Frequency (khz) Sim Expt Amplitude(V) Sim Expt -60 16.7 0.365 25.6 16.0-40 5.1 0.137 8.3 7.0 15

I d (A) 1E-4 1E-6 1E-8 1E-10 Environmental testing Vac Dry air DNTT with acrylate/ps insulator Vacuum vs. dry air Small V T shift Apparently stable performance over weeks if stored in dry conditions. -40-20 0 20 V g (V) Dry vs. damp air Increase in I off Mobility and V T unaffected Effect of water recoverable e.g. by exposing sample to vacuum. I d (A) 1E-4 1E-6 1E-8 1E-10 Dry air RH 50% -40-20 0 20 V g (V) Lamination and in-line encapsulation (e.g. TPGDA followed by SiO x ) tried good working devices. 16

Mechanical testing Polymer dielectric 17th Oct 2013 AlOx dielectric 17

Progress so far.. 1) Process parameters in R2R environment building and testing transistors Plastic flexible substrates (125 µm thick PEN substrate) Al gate electrode Improved in-line curing method (10 m/min webspeed) Interface buffer layer (evaporated PS thin layer) Low hysteresis in devices and good stability Very high yield 18

Progress so far 2) Circuit design tailored for the properties achievable with this manufacturing route Transistor characteristics modelled 3) Materials (semiconductor and gate insulator layer) developed for this manufacturing route New SC synthesised, more under development Tried new insulator materials 4) Robustness of final devices Strain to failure much greater than devices with ceramic insulators Device mobility stable on bending Devices can survive lamination 5) Patterning processes Favoured options for SC and insulator layers under development 19

Acknowledgements Bangor Prof Martin Taylor Mr Aled Williams Mr Eifion Patchett Oxford Dr Gamal Abbas Mr Ziqian Ding Dr Kanad Mallik Leeds Prof Long Lin Dr Weidong He Manchester Prof Steve Yeates Dr John Morrison 20