ICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang

Similar documents
FR408 Processing Guide

Astra MT77 Processing Guide

Low CTE / High Tg FR-4 with High Heat Resistance

PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD

Interconnection Reliability of HDI Printed Wiring Boards

Troubleshooting. for. Printed Board. Manufacture. and Assembly IPC PE-740. Revision A December Developed by THE INSTITUTE FOR INTERCONNECTING

IS410 Processing Guide

Flexible PCB Plating Through Hole Considerations, Experiences and Solutions

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA

High Frequency Circuit Materials Attributes John Coonrod, Rogers Corporation

NCAB Group PCB Specification

Thermal Reliability of Laser Ablated Microvias and Standard Through-Hole Technologies as a Function of Materials and Processing

Introduction Conductors. Supply Planes. Dielectric. Vias PCB Manufacturing Process Electronic Assembly Manufacturing Process

ATS Document Cover Page

Via Life vs. Temperature Stress Analysis of Interconnect Stress Test

How to select PCB materials for highfrequency

High Tg Bromine-free Laminates for PWB Applications

Qualification and Performance Specification for Flexible Printed Boards

GRAPHIC MANUFACTURING CAPABILITY Q217-18

RF-43. General Processing Guidelines

U.S. EPA-IPC Design for the Environment Printed Wiring Board Project Making Holes Conductive Performance Testing Results

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview

MCPCB Material (Heat sync)

Discrete Capacitor & Resistor Issues. Anthony Primavera Boston Scientific CRM 11/13/06

PEC (Printed Electronic Circuit) process for LED interconnection

EFFECT OF THE MICROSTRUCTURE OF Ni/Au METALLIZATION ON BONDABILITY OF FR-4 SUBSTRATE

SITV s Stack-ups and Loss. Add a subtitle

2015 IEEE. REPRINTED, WITH PERMISSION, FROM Next Generation Metallization Technique for IC Package Application

Via Filling: Challenges for the Chemistry in the Plating Process

IBM Laminate Study Group

Cleaning Before Coating. Presented by Jigar Patel, Senior Process Engineer

Process & Capability Manual (Vol )

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

Optimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication

UL PCB Recognition what is it & why do you need to know about it

IPC-TM-650 TEST METHODS MANUAL

PCB Technologies for LED Applications Application note

inemi BFR-Free Free PCB Material Evaluation Project Chair : Stephen Tisdale Intel Corporation SMTAi Presentation August 21, 2008

HBLED packaging is becoming one of the new, high

ThunderClad 2. TU-883 HF Very Low Loss Material. Laminates & Prepregs Mass Lamination Service Insulated Metal Substrate Materials

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

Flex and Rigid-Flex Printed Circuit Design

TAIYO THP-100DX1 USA-SP (UL Name: THP-100DX)

PRELIMINARY. FRSH Series (0603, 0805, 1206, 1506, 2010, 2512) (Z1-Foil) Vishay Foil Resistors

TECHNICAL DATA SHEET 1 P a g e Revised January 9, 2014

Selection and Application of Board Level Underfill Materials

Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S.

Newsletter. Test Services & Failure Analysis Laboratory. April The Reality of Flip-Chip Solder Bump Electromigration Failure INSIDE THIS ISSUE

Jacques Matteau. NanoBond Assembly: A Rapid, Room Temperature Soldering Process. Global Sales Manager. indium.us/f018

contaminated, or if the location of the assembly house is well above sea level.

Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version

3M Electromagnetic Compatible Products

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Innovative MID Plating Solutions

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

3 Thermally Conductive Tapes

Recent Advances in Die Attach Film

c/bach, 2-B Pol. Ind Foinvasa Montcada i Reixac (Barcelona) SPAIN Tel FAX

COFAN USA. Meeting your Project needs.

System Level Effects on Solder Joint Reliability

Flexible Printed Circuits Design Guide

Lead Free Surface Mount Technology. Ian Wilding BSc Senior Applications Engineer Henkel Technologies

Characterizing the Lead-Free Impact on PCB Pad Craters

Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs)

Highly Accelerated Thermal Shock Reliability Testing

White Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong

INTERFLUX ELECTRONICS NV

Tooling gelcoat MGS F 300

Insulated Metal Substrates

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

The hand soldering process can therefore be defined by the following steps ;

Chips Face-up Panelization Approach For Fan-out Packaging

23 rd ASEMEP National Technical Symposium

Precision Engineered Parts

OPTIMIZED SEMI-ADDITIVE PROCESS FOR POLYIMIDE AS DIELECTRIC IN BUILD UP PACKAGES

Reference Only. Spec. No. JENF243D-0006K-01 P 1/ 8

Nano- And Micro-Filled Conducting Adhesives For Z-axis Interconnects

PRELIMINARY. HTHA (Z1-Foil)

HTHA (Z1-Foil) Vishay Foil Resistors

Ceramic Column Grid Array Design and Manufacturing Rules for Flight Hardware

Lead Free Assembly: A Practical Tool For Laminate Materials Selection

LOW TEMPERATURE PHOTONIC SINTERING FOR PRINTED ELECTRONICS. Dr. Saad Ahmed XENON Corporation November 19, 2015

Design and Assembly Process Implementation of 3D Components

SCV Chapter, CPMT Society, IEEE September 14, Voids at Cu / Solder Interface and Their Effects on Solder Joint Reliability

Offshore Wind Turbines Power Electronics Design and Reliability Research

Keeping Cool!: selecting high performance thermal materials for LED Lighting applications. Ian Loader 25/03/14

THIN IMMERSION TIN USING ORGANIC METALS

EIPC Summer Conference Luxembourg Paper 4

Intel Pentium Processor W/MMX

ESPANEX L Series. Technical data sheet Nishigotanda Shinagawa Tokyo, , Japan TEL FAX

Conductive Anodic Filament Growth Failure

Your partner solutions

THE SEVEN SINS OF LEAD FREE SOLDERING TRAINING CERTIFICATION TEST (DVD-70C) v.2

Transcription:

ICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang

Definition of ICD ICDs are any defect that occurs adjacent to the innerlayer copper post Some common types are smeared resin, hole debris, and post separation ICDs are broken up into 3 categories Type I Between inner layer copper and electroless copper Type II Between electroless copper and electrolytic copper Type III Elsewhere in copper We will only refer to Type I

Example of ICD types Type 3 Type 1 or 2

Categorizing Type 1 ICDs Debris type (Debris interfering with interconnect bond Drill debris Smear Dielectric filler powder Separation type (Separation of interconnect bond) Copper cleanliness Drill work hardening Rinsing residue Poor electroless copper quality This approach helps communicate root cause

Why do we care? Type 1 Debris type ICDs are not closely related to finished product defects Fail IPC and Military specifications Product generally can t be shipped Have been tested at multiple companies without exhibiting significant impact on through hole reliability Type 1 Separation type ICDs are closely related to the formation of open circuits in assembled PCB s. Valid reliability concern Specification failure

ICD debugging comments In general, not enough work is done to determine what type of ICD is occurring Dominant response to ICD is to increase desmear level Works on smear and debris But is not necessarily the root cause Can make Separation type ICDs worse Desmear process changes by PCB fabricators are common, but very hesitant to change electroless copper parameters

Debris Type Where do they come from? Direct Cause Debris generated during the hole drilling process coats (or sticks to) the drilled hole wall Debris is not entirely removed during post drill cleaning Primary cleaning is called desmear process (or smear/debris removal processing) Debris interferes with formation of flawless interconnect interface Debris type ICDs are visible as built, and do not require thermal stress to occur.

Primary Debris Type ICD causes Drilling Hot drill bits do not drill cleanly and create more debris, that tends to be adherent to the copper and hole walls Worn drill bits tend to heat up easier and have the same appearance as Hot drill bits. Sub-optimal drill parameters or drill bit design Desmearing Many low Dk, low Df materials are more chemically resistant than standard epoxy (FR-4) type materials More aggressive desmearing is required Plasma etching processing is effective on these material Enhanced chemical desmear processing may be needed Enhanced process control tools may be required

Contamination Type Debris This type has gotten the most attention in Asia Main cause Powdery debris after drilling

Examples of Debris Type Note lack of wicking and glass protrusion Bad plasma or poor chemical desmear

Separation Type ICDs Where do they come from? The primary characteristic of this failure type, is that a copper to copper bond is pulled apart during thermal exposure Normally visible only after thermal stress or reflow Two modes Low strength Copper plating bond is too weak to handle normal stress levels during thermal exposure High stress Design and material related. Additional stress is concentrated on specific interconnect locations

Primary Separation Type ICD causes Low bond strength Poor plating adhesion to the hole wall Lack of good bonding surface in hole wall Lack of clean oxide free copper surface in the hole wall Electroless copper properties are poor High Stress during thermal exposure High CTE material Design resin content Very thick copper plating Nickel plating Larger hole size Board thickness Interconnect pad configuration

Examples of Separation Type ICDs

Examples of Separation Type ICDs Continued Post Separation Type D-Void Type

Getting Rid of ICDs ICD formation is strongly related to two key factors PCB fabricator processes Raw material type Capable and consistent processes in drilling is best approach Avoids creation of ICDs If ICDs are found follow this path Review samples and findings from problem orders Identify the type of ICD Follow troubleshooting method for this type of ICD

Debris ICD Type Troubleshooting Drilling Drilling generates the debris that causes most of this type of ICD. Get drill parameters under control Good vacuum levels at drilling Correct chip load Correct cutting speed Bits in good shape, not worn or damaged Beware of combinations of high cutting speed and low chip loads This combination creates high heat levels and more debris Significant copper nailheading is commonly found with Debris based ICDs Reducing nailheading helps reduce debris ICDs Assess drilling quality using SEM of half holes

Debris ICD Type Troubleshooting Desmear Desmear removes the debris generated by drilling Good desmear is critical for consistent results If using Plasma Etching, Get weight loss under control Efficient etching Temperature control is the main issue Etch rate rises with time if panels are cool at the start Hot panels may have overetch and plating adhesion issues Dry boards before plasma etching water vapor from dielectric reduces plasma etch effectiveness Measure etch rate on coupon with drilled holes, not surface coupons Weight loss of 30mg/DM2 in holes, or 45-50mg/DM2 for surface coupons is a good target PCB Fab s with good Plasma Etching process have very little ICD issues, when plasma etching is used Best Practices Dry and preheat panels, load panels warm-hot Control weight loss amount and even distribution of weight loss over full load SEM s of half holes is the best tool to characterize Plasma Etching process effectiveness, along with weight loss control.

Debris Debugging Chemical Desmear Chemical desmear has two functions Effective at washing out debris Removes resin Removal rate is very dependent on dielectric resin type Chemical desmear issues Sweller type Some materials not compatible with all sweller types particularly NMP type Weight loss Similar to plasma etching, characterize and keep this process under control Chemistry control High MnO2 levels can cause debris to form Agitation, rinsing, ultrasonics Very important on chemical desmear lines Permanganate bathes are very viscous so agitation is critical Good performing PCB fabricators have very good agitation

Separation ICDs Strength of Interconnect Creating a strong connection between the innerlayer copper and the electroless copper layer is the best way to avoid ICDs The following is a partial list of factors affecting interconnect strength Good metallurgical copper bond Clean copper, no chemical residues Oxide free copper surface Good grain structure on copper foil Strong electroless copper Appropriate thickness Controlled deposition rate (not to fast) Good grain structure Good hole wall adhesion Copper foil thickness Thicker is better No localized drill damage

Separation Type ICD Debugging Strength of bond Determine copper etch weight loss Best over 30u (0.75 um) removed in holes Use good water quality on electroless copper line rinsing Over desmear can also lead to rinsing issues Improve hole wall adhesion Good desmear, with adequate texture Don t over desmear or use too high temperature desmear

Separation Type ICD Stress Causes High z-axis expansion High resin content Low TMA Tg High expansion material Poor copper hole wall adhesion Puts strain on interconnects, instead of distributing through out hole wall Design factors Tight grid hole patterns Large hole size Pads only on layers 2 or N-1 Board thickness Localized resin content (regions requiring high resin fill) Solder shrinkage in holes Pulls copper away from hole wall Uncontrolled or over-temperature exposure Poorly controlled solder fountain rework (example) Constraining surface finishes ENIG, Electrolytic Nickel/Gold

Separation Type ICD Debugging Stress Reduction Process to achieve good hole wall adhesion Allow options for single ply and heavier glass styles Reduce resin content in the stack-up Do not use nickel plating Avoid design factors As noted on previous slide

General Commentary ICDs are rare in the US and Europe Long history of Military and High Reliability electronics has resulted in good processing practices ICDs are PCB process related Strong processes with good process control do not see significant problems Some material types are more likely to have ICDs Materials with inorganic fillers, and more chemically resistant resin systems Require tighter processing windows, or extra desmear steps, to achieve excellent results Plasma etching is more common on these types

Summary ICDs are a significant PCB industry issue, primarily in Asia. High performance material systems are more likely to have ICDs Many fabricators have consistently good results, no ICDs Use best practices at drilling and desmear ICD type identification, good engineering, and good controls have been effective at eliminating ICDs Isola and other companies continue to perform Research into the causes of ICDs Working to make the system more robust