Dr. Lynn Fuller, Motorola Professor Steven Sudirgo, Graduate Student

Similar documents
Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller

Bulk MEMS Fabrication Blog 2017 Dr. Lynn Fuller, Casey Gonta, Patsy Cadareanu

Microelectromechanical Systems (MEMs) Unit Processes for MEMs Measurement

Lab #2 Wafer Cleaning (RCA cleaning)

Chapter 3 Silicon Device Fabrication Technology

Surface micromachining and Process flow part 1

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

Isolation Technology. Dr. Lynn Fuller

LAM 490 Etch Recipes. Dr. Lynn Fuller

Surface MEMS Fabrication Blog Dr. Lynn Fuller, Adam Wardas Webpage:

Photolithography I ( Part 2 )

EECS130 Integrated Circuit Devices

Lecture 10: MultiUser MEMS Process (MUMPS)

Report 1. B. Starting Wafer Specs Number: 10 Total, 6 Device and 4 Test wafers

EE C245 ME C218 Introduction to MEMS Design Fall 2011

Microstructures using RF sputtered PSG film as a sacrificial layer in surface micromachining

2015 EE410-LOCOS 0.5µm Poly CMOS Process Run Card Lot ID:

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Fabrication and Layout

4/10/2012. Introduction to Microfabrication. Fabrication

6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term Solution to Problem Set 2 (16 pts)

4. Thermal Oxidation. a) Equipment Atmospheric Furnace

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:

Manufacturing Process

Micro-Scale Engineering I Microelectromechanical Systems (MEMS) Y. C. Lee

Dow Corning WL-5150 Photodefinable Spin-On Silicone

Surface Micromachining

Process Flow in Cross Sections

Lecture 6. Through-Wafer Interconnect. Agenda: Through-wafer Interconnect Polymer MEMS. Through-Wafer Interconnect -1. Through-Wafer Interconnect -2

Brian Izzio 5th Year Microelectronic Engineering Student. Rochester Institute of Technology

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

How To Write A Flowchart

EE 457 : Multilayer Devices

Drytech Quad Etch Recipes Dr. Lynn Fuller Mike Aquilino Microelectronic Engineering

Thin. Smooth. Diamond.

Temperature Scales. Questions. Temperature Conversions 7/21/2010. EE580 Solar Cells Todd J. Kaiser. Thermally Activated Processes

CMOS Manufacturing Process

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

LAM4600 Plasma Etch Tool Recipes Dr. Lynn Fuller Webpage:

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

Applications of High-Performance MEMS Pressure Sensors Based on Dissolved Wafer Process

CMOS Manufacturing process. Circuit designer. Design rule set. Process engineer. Set of optical masks. Fabrication process.

DuPont MX5000 Series

Regents of the University of California

Colorado School of Mines PHGN/CHGN 435. Modules 1 and 2. Authors: Garrick Johnson Trevor Haak Carl DuBois Ethan Palay

Intel Pentium Processor W/MMX

There are basically two approaches for bulk micromachining of. silicon, wet and dry. Wet bulk micromachining is usually carried out

UV5 POSITIVE DUV PHOTORESIST For Microlithography Applications

Semiconductor Technology

Via Fill in Small Trenches using Hot Aluminum Process. By Alice Wong

MEMS LAB MANUAL. Matthew Leone Todd Kaiser Montana State University. Special Thanks to: Andy Lingley Brad Pierson Phil Himmer

SURFACE MICROMACHINING

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

5.8 Diaphragm Uniaxial Optical Accelerometer

Fabrication Technology

UV5 POSITIVE DUV PHOTORESIST For DUV Applications

Silicon Wafer Processing PAKAGING AND TEST

SU-8 Overhanging Structures Using a Photoresist Sacrificial Layer and Embedded Aluminum Mask

Low-temperature, Simple and Fast Integration Technique of Microfluidic Chips by using a UV-curable Adhesive

INTERVIA BPP-10 Photoresist

Uncrosslinked SU-8 as a sacrificial material

Lecture 22: Integrated circuit fabrication

Plasma-Enhanced Chemical Vapor Deposition

CMOS FABRICATION. n WELL PROCESS

Semiconductor Device Fabrication Study

Reclaimed Silicon Solar Cells

R&D ACTIVITIES AT ASSCP-BHEL,GURGAON IN SOLAR PV. DST-EPSRC Workshop on Solar Energy Research

CMOS LAB MANUAL CMOS LAB MANUAL

Piezoresistance in Silicon. Dr. Lynn Fuller Webpage:

AZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process Data Package

KGC SCIENTIFIC Making of a Chip

FABRICATION of MOSFETs

Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference

Overview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Lecture 7 CMOS MEMS. CMOS MEMS Processes. CMOS MEMS Processes. Why CMOS-MEMS? Agenda: CMOS MEMS: Fabrication. MEMS structures can be made

Investigation of ProTEX PSB Thin Film as Photosensitive Layer for MEMS capacitive pressure sensor diaphragm based Si/SiC Wafer

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

Rapid Thermal Processing (RTP) Dr. Lynn Fuller

SU Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR:

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

Microfabrication of Heterogeneous, Optimized Compliant Mechanisms SUNFEST 2001 Luo Chen Advisor: Professor G.K. Ananthasuresh

Advanced CMOS Process Technology Part 3 Dr. Lynn Fuller

MCC. PMGI Resists NANO PMGI RESISTS OFFER RANGE OF PRODUCTS

125nXT Series. EMD PeRFoRmaNce MaTeRIaLs. technical datasheet. Photopolymer Negative Tone Photoresists APPLICATION TYPICAL PROCESS THICKNESS GRADES

PROCESSING OF INTEGRATED CIRCUITS

9-11 April 2008 Micro-electroforming Metallic Bipolar Electrodes for Mini-DMFC Stacks

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Thermal Evaporation. Theory

micro resist technology

Processing Procedures for CYCLOTENE 3000 Series Dry Etch Resins

Cost of Integrated Circuits

UV6 POSITIVE DUV PHOTORESIST For DUV Applications

National Semiconductor LM2672 Simple Switcher Voltage Regulator

OPTICAL, ELECTRICAL AND STRUCTURAL PROPERTIES OF PECVD QUASI EPITAXIAL PHOSPHOROUS DOPED SILICON FILMS ON CRYSTALLINE SILICON SUBSTRATE

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

Avatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications

Dallas Semicoductor DS80C320 Microcontroller

Transcription:

ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Bulk Micromachined Pressure Sensor Dr. Lynn Fuller, Motorola Professor Steven Sudirgo, Graduate Student 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041 LFFEEE@rit.edu http://www.microe.rit.edu Page 1

OUTLINE Piezoresistive Pressure Sensor Resistor Layout Maskmaking Alignment Details Process Details Packaging Testing Approach Test Results Page 2

SINGLE CRYSTAL SILICON Thickness 10 µm Wafer Diameter 75 mm Page 3

DESIGN GUIDELINES Each student has 5mm x 5mm area Diaphragm size up to 3mm Three Layer Design Diaphragm (Green) Resistor (Red) Metal (Blue) Page 4

BACKSIDE ETCHED BULK MICROMACHINED POLYSILICON RESISTOR PRESSURE SENSOR Polysilicon Resistors Aluminum Metal Silicon Nitride Insulator Si 500 µm Silicon Diaphragm Silicon Nitride Etch Mask Page 5

FINITE ELEMENT ANALYSIS Points of Maximum Stress Page 6

ANSYS FINITE ELEMENT ANALYSIS Regular SiDiaphragm Corrugated Diaphragm Layer 2: 1.5mm x 1.5mm Polysilicon 1µm thick 2mm x 2mm diaphragm 30µm thick, 50 psi applied Rob Manley, 2005 Page 7

DIAPHRAGM DEFORMATION MOVIE 200µm Rob Manley, 2005 Page 8

DIAPHRAGM STRESS MOVIE Rob Manley, 2005 Page 9

RESISTOR LAYOUT R1 R3 R2 R4 Two resistors parallel to edge near region of maximum stress and two resistors perpendicular to the edge arranged in a full bridge ciruit. If all resistors are of equal value then Vout = Vo1-Vo2 = zero with no pressure applied. Page 10

+5 Volts Vo1 Bulk Micromachined Pressure Sensor CALCULATION OF EXPECTED OUTPUT VOLTAGE R1 R3 R2 R4 Gnd Vo2 The equation for stress at the center edge of a square diaphragm (S.K. Clark and K.Wise, 1979) Stress = 0.3 P(L/H) 2 where P is pressure, L is length of diaphragm edge, H is diaphragm thickness For a 3000µm opening on the back of the wafer the diaphragm edge length L is 3000 2 (500/Tan 53 ) = 2246 µm Page 11

CALCULATION OF EXPECTED OUTPUT VOLTAGE (Cont.) Stress = 0.3 P (L/H) 2 If we apply vacuum to the back of the wafer that is equivalent to and applied pressure of 14.7 psi or 103 N/m 2 P = 103 N/m 2 L= 2246 µm Stress = 2.49E8 N/m H= 25 µm 2 Hooke s Law: Stress = E Strain where E is Young s Modulus σ = E ε Young s Modulus ofr silicon is 1.9E11 N/m 2 Thus the strain = 1.31E-3 or.131% Page 12

CALCULATION OF EXPECTED OUTPUT VOLTAGE (Cont.) The sheet resistance (Rhos) from 4 point probe is 61 ohms/sq The resistance is R = Rhos L/W For a resistor R3 of L=350 µm and W=50 µm we find: R3 = 61 (350/50) = 427.0 ohms R3 and R2 decrease as W increases due to the strain assume L is does not change, W becomes 50+50x0.131% W = 50.0655 µm R3 = Rhos L/W = 61 (350/50.0655) = 426.4 ohms R1 and R4 increase as L increases due to the strain assume W does not change, L becomes 350 + 350x0.131% R1 = Rhos L /W = 61 (350.459/50) = 427.6 ohms Page 13

CALCULATION OF EXPECTED OUTPUT VOLTAGE (Cont.) 5 Volts R1=427 R3=427 Vo1=2.5v Vo2=2.5v No stress Vo2-Vo1 = 0 R1=427.6 Vo1=2.4965v 5 Volts R3=426.4 Vo2=2.5035v R2=427 R4=427 R2=426.4 R4=427.6 Gnd With stress Vo2-Vo1 = 0.007v =7 mv Gnd Page 14

BUFFER / DIFFERENTIAL AMPLIFIER / FILTER Vsupply Rf R1 R3 - + Va Rin Rin - + Rf Vo R2 R4 Gnd Gnd - + Vb Electronics Off-Chip May not be needed Page 15

5 X 5 ARRAY FOR 25 STUDENT DESIGNS Each Design 5mmx5mm Page 16

26 STUDENT DESIGNS 2002 Page 17

12 STUDENT DESIGNS 2003 Page 18

4 WAFER AND ARRAY 3 LAYERS Diaphragm Resistor Metal 3x3 array of 25 Designs For a total of 225 Sensors Page 19

ORDER MASK 1x Mask with pattern repeated 3x3 array for total of 9 Mirror Layers 2 (red poly) and 3 (blue metal) Do not mirror Layer 1 (green-diaphram) No alignment marks (we will align to the pattern) Page 20

MASK Page 21

CMP BACKSIDE OF WAFERS Strassbaugh CMP Tool Page 22

CMP DETAILS Strassbaugh CMP Tool Slurry: Lavisil-50-054, with ph=12, 15 min per wafer Slurry drip rate: ~1 drop/second Down Pressure = 8 psi Quill Speed = 70 rpm Oscillation Speed = 6 per min Table Speed = 50 rpm (~10 Hz) The quality of this polish must be very good. If after polish you can not visually tell the front from the back then it is good. Otherwise the subsequent nitride coating will not be good enough to act as an etch mask to KOH Page 23

RCA CLEAN WAFERS APM H 2 O 4500ml NH 4 OH 300ml H 2 O 2 900ml 75 C, 10 min. DI water rinse, 5 min. DI water rinse, 5 min. HPM H 2 O 4500ml HCL-300ml H 2 O 2 900ml 75 C, 10 min. H 2 0-50 HF - 1 60 sec. DI water rinse, 5 min. SPIN/RINSE DRY What does RCA stand for? ANSWER PLAY Page 24

DEPOSIT PROTECTIVE SILICON NITRIDE LAYER Silicon Nitride (Si3N4) (normal - stociometric): Temperature = 790-800-810 C Ramp from (door to pump) Pressure = 375 mtorr 3SiH2Cl2 + 4NH3 = Si3N4 + 9H2 + 3Cl2 Dichlorosilane (SiH2Cl2) Flow = 60 sccm Ammonia (NH3) Flow = 150 sccm Rate = 60 Å/min +/- 10 Å/min Time ~25 min for 1500 Å Page 25

PICTURE OF WAFER AFTER NITRIDE DEPOSITION This nitride is about 3500 Å thick. A thinner layer may have less stress and be less sensitive to microcracks and pinholes. Nitride does not etch in KOH so even a very thin layer will mask. Try ~1500 Å Page 26

(REFLECTANCE SPECTROMETER) NANOSPEC THICKNESS MEASUREMENT INCIDENT WHITE LIGHT, THE INTENSITY OF THE REFLECTED LIGHT IS MEASURED VS WAVELENGTH 3000 Å OXIDE 7000 Å OXIDE MONOCHROMATOR & DETECTOR l l WHITE LIGHT SOURCE WAFER OPTICS Oxide on Silicon 400-30,000 Å Nitride 400-30,000 Neg Resist 500-40,000 Poly on 300-1200 Ox 400-10,000 Neg Resist on Ox 300-350 300-3500 Nitride on Oxide 300-3500 300-3500 Thin Oxide 100-500 Thin Nitride 100-500 Polyimide 500-10,000 Positive Resist 500-40,000 Pos Resist on Ox 500-15,000 4,000-30,000 Page 27

NANOSPEC FILM THICKNESS MEASUREMENT TOOL Page 28

OXIDE THICKNESS COLOR CHART Thickness Color Thickness Color 500 Tan 4900 Blue Blue 700 Brown 5000 Blue Green 1000 Dark Violet - Red Violet 5200 Green 1200 Royal Blue 5400 Yellow Green Blue 1500 Light Blue - Metallic Blue 5600 GreenYellow 1700 Metallic - very light Yellow Green 5700 Yellow -"Yellowish"(at times appears to be Lt gray or matell 2000 LIght Gold or Yellow - Slightly Metallic 5800 Light Orange or Yellow - Pink 2200 Gold with slight Yellow Orange 6000 Carnation Pink 2500 Orange - Melon 6300 Violet Red 2700 Red Violet 6800 "Bluish"(appears violet red, Blue Green, looks grayish) Blue 3000 Blue - Violet Blue 7200 Blue Green - Green 3100 Blue Blue 7700 "Yellowish" 3200 Blue - Blue Green 8000 Orange 3400 Light Green 8200 Salmon 3500 Green - Yellow Green 8500 Dull, LIght Red Violet 3600 Yellow Green 8600 Violet X other materials = X oxide 1.45/n 3700 Yellow 8700 Blue Violet other material 3900 Light Orange 8900 Blue Blue 4100 Carnation Pink 9200 Blue Green 4200 Violet Red 9500 Dull Yellow Green 4400 Red Violet 9700 Yellow - "Yellowish" 4600 Violet 9900 Orange 4700 Blue Violet 10000 Carnation Pink Nitride Rochester Institute Thickness of Technology = (Oxide Thickness)(Oxide Index/Nitride Index) Eg. Yellow Nitride Thickness = (2000)(1.46/2.00) = 1460 Page 29

1 st LAYER LITHOGRAPHY The objective is to protect the nitride using photoresist on one side of the wafer prior to etching the pattern for the diaphragm holes in the nitride on the back of the wafers. The plasma etch will only etch from one side so the nitride on the other side of the wafer will remain after the nitride etch for the diaphragm holes. Page 30

COAT AND DEVELOP TRACK DEHYDRATE BAKE 200 C, 120 sec. Optional COAT COAT HMDS Vapor Prime S-8 RESIST 4500 rpm, 60 sec. SOFT BAKE 90 C 60 sec. POST EXPOSURE BAKE 115 C, 60 sec. Optional DEVELOP DEVELOP DI Wet CD-26 Developer 50 sec., Puddle Rinse, Spin Dry HARD BAKE 125 C, 60 sec. Page 31

AUTOMATED COAT AND DEVELOP TRACK Page 32

EXPOSURE TOOLS The resist needs and exposure dose (E) of about 50 mj/cm2. The intensity (I) is measured and found to be ~5 mw/cm2 so using the equation E=It we find exposure time of 10 seconds. SEE www.suss.com contact printers with back side alignment Page 33

IMAGES AFTER LITHOGRAPHY Resist on Nitride Nitride Page 34

SILICON NITRIDE ETCH The objective is to plasma etch the nitride down to the bare silicon on the back of the wafer in the areas where the holes to form the diaphragm will be etched. Since we intend to etch almost all the way through the silicon wafer it is not critical to stop the etch exactly after etching through the nitride. Page 35

OPEN DIAPHRAGM ETCH HOLES Lam 490 Etch Tool Plasma Etch Nitride (~ 1500 Å/min) SF6 flow = 200 sccm, He flow = 0 sccm Pressure= 260 mtorr Power = 125 watts Time=thickness/rate or use end point detection ~2.5 min Page 36

PLASMA ETCH TOOL Lam 490 Etch Tool Plasma Etch Nitride (~ 3500 Å/min) SF6 flow = 30 sccm He flow = 150 sccm Pressure= 340 mtorr Power = 175 watts Time=thickness/rate or use end point detection capability This system has filters at 520 nm and 470 nm. In any case the color of the plasma goes from pink/blue to white/blue once the nitride is removed. Page 37

PICTURE OF WAFER AFTER NITRIDE ETCH Resist on Nitride Silicon Page 38

PLASMA ASHER TOOL O 2 + Energy = 2 O O is reactive and will combine with plastics, wood, carbon, photoresist, etc. RF Power = 500 watts Heat Lamp = 500 watts for 10 sec. O 2 Flow = 4500 sccm Pressure = 4000 mtorr Time ~ 2 min./wafer Asher Page 39

PICTURE OF WAFER AFTER RESIST STRIP Silicon Nitride Page 40

ETCH WAFERS IN KOH Probe with glass cover Thermometer Teflon Cover Holes Wafer Boat 20 wt% KOH+ IPA Wafers Plastic Screw for Handle Hot Plate 70 C Controller Teflon Stirrer & Guide Plate Page 41

SINGLE SIDED KOH ETCH APPARATUS Dual 4 inch wafer holder with O ring seal to protect outer ½ edge of the wafer. Integral heater and temperature probe for feedback control system. Stainless steel metal parts do not etch in KOH. Page 42

SINGLE SIDED KOH ETCH APPARATUS Mounting the wafers in the etch apparatus. Page 43

AFTER KOH ETCH Etch for 8 hours and measure the etch depth. Calculate an etch rate. Calculate the remaining etch time to leave a 20 µm diaphragm. (Starting wafers 500 µm thick) Etch remaining time. Rinse in DI water. Spin dry. Page 44

HEIGHT MEASUREMENT USING OPTICAL MICROSCOPE Dial divisions are 0.001 inch units equal to 25.4 µm accuracy is about 1/2 division or 12.5 µm, this is good for measuring thickness in the 100 s of microns range Page 45 Focus and height measurement each division is 1 µm

HEIGHT MEASUREMENT USING OPTICAL MICROSCOPE 500 µm 31 µm 20% KOH Etch, @ 72 C, 10 Hrs. Page 46

PICTURES OF WAFER AFTER KOH ETCH 50 µm in 57 min ~.877 µm/min Page 47

VACUUM WAND CAUSES DIAPHRAGM TO DEFLECT Page 48

DEPOSIT POLYSILICON 4 LPCVD Tool (or 6 Tool) 5000 Å Poly Silicon Temp = 610 C Pressure = 330 mtorr Silane Flow 45% Time = 60 min. Include Monitor Wafer with 1000 Å Oxide Poly 6000 Å Nitride 1000 Å Include C5 monitor wafer with 1000Å oxide Record Poly Thickness Page 49

PICTURES OF WAFER AFTER POLY DEP Both sides look shinny silver Measure thickness on C5 Page 50

REFLECTANCE SPECTROMETER (NANOSPEC - THICKNESS MEASUREMENT) MONOCHROMATOR & DETECTOR WHITE LIGHT SOURCE INCIDENT WHITE LIGHT, THE INTENSITY OF THE REFLECTED LIGHT IS MEASURED VS WAVELENGTH WAFER OPTICS 3000 Å OXIDE l 7000 Å OXIDE Oxide on Silicon 400-30,000 Å Nitride 400-30,000 Neg Resist 500-40,000 Poly on 300-1200 Ox 400-10,000 Neg Resist on Ox 300-350 300-3500 Nitride on Oxide 300-3500 300-3500 Thin Oxide 100-500 Thin Nitride 100-500 Polyimide 500-10,000 Positive Resist 500-40,000 Pos Resist on Ox 500-15,000 4,000-30,000 Page 51 l

N+ POLY DOPING OBJECTIVE The objective is to dope the polysilicon n+ so it will be conductive. We will use a spin-on glass dopant source and high temperature diffusion process to allow dopant atoms to diffuse from the spin-on glass into the polysilicon. The spin-on glass will be etched off and the sheet resistance will be measured using a four point probe technique. Measured sheet resistance should be less than 25 ohms/square. Spinner Spin-on glass N-250 Page 52

DOPE POLYSILICON 1) Spin coat with Emulsitone N-250, 3000 rpm, 30 sec Bake 200 C, 15 min, oven in photo1 2) Use Bruce Furnace Recipe 120 Tube 03 or Use Tube 12 and the following manual sequence. Poly 2.1) Push at 900 C in N2 Ramp to 1000 C in N2 Start soak at 990 C Time = 15 min. in N2 Pull at 1000 C in N2 2.2) Etch Phosphorous Doped Glass in BHF wet etch, 2 min. Rinse and spin Dry Include device wafers and C5 Page 53

BRUCE FURNACE AND SRD TOOLS Bruce Furnace Spin Rinse Dry (SRD) Tool Page 54

ETCH DOPED GLASS AND 4 PT PROBE 1) Etched Doped Glass in Buffered HF acid 3 min. 2) Rinse in DI water bath 5 min. 3) Spin Dry 4) Measure and Record Sheet Resistance I V S = probe spacing xj = Diffusion Layer Thickness Rhos = p/ln2 x V / I = 4.532 V/I ohms/sq,if S>xj V=0.63 volts I=0.047 amps Rhos = 61 ohms/sq Page 55

PHOTO 2 The objective is to protect the poly using photoresist on the front of the wafer prior to etching the pattern for the resistors in the poly. This photostep requires alignment of the resistor pattern on the front of the wafer to the holes on the back of the wafer. Because the wafer has holes on the backside it is better not to use the robotic automatic wafer track system. Do all the steps by hand and reduce the spin speeds to 3000 rpm. The resist will be thicker so increase the exposure dose by 50% to 75 mj/cm 2 (15 seconds) Page 56

HAND SPINNER COAT Spin coat by hand at 3000 rpm HMDS (few drops) Shipley 812 Resist Spinner SOFT BAKE 90 C 60 sec. Page 57

EXPOSURE TOOLS The aligner is used in the test mode to provide UV light but no alignment or automatic wafer handling is used. 1 st and 2 nd masks are taped together the wafer is inserted between the masks and the mask is aligned to the back side wafer pattern. The resist needs an exposure dose (E) of about 75 mj/cm 2. The intensity (I) is measured and found to be ~5 mw/cm2 so using the equation E=It we find exposure time of 15 sec. Page 58

HAND DEVELOP DEVELOP DI Wet CD-26 Developer 50 sec., Puddle Rinse, Blow Dry Air Gun Blow Dry HARD BAKE 125 C, 60 sec. CD-26 DI water Page 59

AFTER COAT, EXPOSE AND DEVELOP Poly Page 60

PICTURES OF WAFER AFTER PHOTO 2 Resist on Poly Poly Page 61

POLY ETCH Poly Page 62

PICTURES OF WAFER AFTER POLY ETCH Resist on Poly Nitride Page 63

STRIP PHOTORESIST Poly Strip Resist in Acetone Rinse in DI Water Blow Dry Poly Pattern On Nitride Page 64

RCA CLEAN Poly Page 65

20 min Bake at 300 C during pump down Base Pressure 2E-5 2000 watts 5 mtorr Argon 5 min presputter 30 min sputter Al/1%Si Thickness ~0.75 µm SPUTTER ALUMINUM CVC 601 Sputter Tool Page 66

AFTER ALUMINUM DEPOSITION Al Thickness ~0.75 µm Poly Page 67

PHOTO 3 The objective is to protect the aluminum using photoresist on the front of the wafer prior to etching to create the pattern in the aluminum. This photostep requires alignment of the metal pattern mask to the resistor pattern on the front of the wafer. Because the wafer has holes on the backside it is better not to use the robotic automatic wafer track system. Do all the steps by hand and reduce the spin speeds to 3000 rpm. The resist will be thicker so increase the exposure dose by 50% to 75 mj/cm 2 (15 seconds) Page 68

HAND SPINNER COAT Spin coat by hand at 3000 rpm HMDS (few drops) Shipley 812 Resist Spinner SOFT BAKE 90 C 60 sec. Page 69

PICTURES OF WAFER AFTER PHOTO 3 Resist on Al Page 70

EXPOSURE TOOLS The aligner is used in the test mode to provide UV light. No automatic wafer handling is used. Alignment is done using capability of the tool. The resist needs an exposure dose (E) of about 75 mj/cm 2. The intensity (I) is measured and found to be ~5 mw/cm2 so using the equation E=It we find exposure time of 15 sec. Page 71

HAND DEVELOP DEVELOP DI Wet CD-26 Developer 50 sec., Puddle Rinse, Blow Dry Air Gun Blow Dry HARD BAKE 125 C, 60 sec. CD-26 DI water Page 72

AFTER COAT, EXPOSE AND DEVELOP Poly Page 73

ALUMINUM ETCH Poly Page 74

PICTURES OF WAFER AFTER AL ETCH Resist on Al Al patterns On Nitride Page 75

STRIP PHOTORESIST Poly Strip Resist in Acetone Rinse in DI Water Blow Dry Page 76

SINTER Poly 450 C N2/H2 30 min. Page 77

PICTURES OF RESISTOR SENSOR Page 78

PICTURES Page 79

PICTURES OF DIAPHRAGM HOLE Page 80

PROBE STATION TEST SETUP 5 Volts Vo2=2.5035v R1 R3 R2 R4 Vo1=2.4965v Gnd Apply and release chuck vacuum to observe change in output voltage Page 81

Vsupply = 5 Volts PROBE STATION TESTING Turn on Vacuum Chuck (~14.7 psi) R1 R2 Gnd R3 R4 Vo1 Should be 2.5000 volts to ground 2.5075 Vo2 Should be 2.5000 volts to ground 2.4925 Vo1-Vo2 = 0.0000 0.0150 or 15 mvolts Page 82

K&S WAFER SAW Page 83

MOUNT CHIP ON TO-8 PACKAGE Fixture to hold TO-8 and TO-39 packages for wire bonding. Page 84

WIRE BOND Page 85

ATTACH PNEUMATIC FITTING Attach interconnect wires Epoxy to pneumatic fitting Add protective cover Page 86

PNEUMATIC TEST SET UP Page 87

OUTPUT VOLTAGE VERSUS PRESSURE MEMS Pressure Sensor Output Output Voltage (mv) 100 90 80 70 60 50 40 30 20 10 0 y = 0.0002x 2 + 0.586x + 60.593 0 10 20 30 40 50 0 60.6 5 63.84 10 66.32 15 68.95 20 72.28 25 75.62 30 78.68 35 81.25 40 84.39 45 87.21 Pressure (psi) 5-15-03 Page 88

RESULTS AND CONCLUSION MEMs devices were designed, including Analytical Analysis, Mask Layout Photomasks were made Fabrication process was designed Wafers were processed Completed wafers were tested Chips were packaged Packaged chips were tested Successful Project!!! Page 89

ACKNOWLEDGMENTS Page 90

REFERENCES 1. Process Development for 3 D Silicon Microstructures, with Application to Mechanical Sensor Devices, Eric Peeters, Katholieke Universiteit Leuven, March 1994.] 2. United States Patent 5,357,803 3. S.K. Clark and K.D. Wise, Pressure Sensitivity in Anisotropically Etched Thin-Diaphragm Pressure Sensors, IEEE Transactions on Electron Devices, Vol. ED-26, pp 1887-1896, 1979. Page 91