Device Simulation of Grain Boundaries in Lightly Doped Polysilicon Films and Analysis of Dependence on Defect Density

Similar documents
Activation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon Films by Heat Treatment at 250 C

Effect of grain size on the mobility and transfer characteristics of polysilicon thin-film transistors

Pulsed-Laser-Induced Microcrystallization and Amorphization of Silicon Thin Films

POLY-SILICON thin-film transistors (TFTs) have been

Semiconductor Very Basics

Materials, Electronics and Renewable Energy

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

1. Introduction. What is implantation? Advantages

I. GaAs Material Properties

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

Simulation study on the active layer thickness and the interface of a-igzo-tft with double active layers

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Silicon Wafer Processing PAKAGING AND TEST

Project III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS

CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3. Crystal Structure z a

Excimer Laser Annealing of Hydrogen Modulation Doped a-si Film

Lecture 22: Integrated circuit fabrication

Analytical modelling of the kink regime of a short channel polycrystalline silicon thin film transistor

Microstructure-Properties: I Lecture 5B The Effect of Grain Size. on Varistors

Transport properties of polycrystalline silicon films

Figure 16.31: Two-dimensional representations of (a) a quartz crystal and (b) a quartz glass.

Chapter 1. Introduction. 1-1 Overview of polysilicon thin-film transistor technology

Chapter 18: Electrical Properties

Chapter 3 Silicon Device Fabrication Technology

Correlation Between Energy Gap and Defect Formation of Al Doped Zinc Oxide on Carbon Doped Silicon Oxide

Lecture 4. Oxidation (applies to Si and SiC only) Reading: Chapter 4

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

EE 434 Lecture 9. IC Fabrication Technology

Performance and reliability of SLS ELA polysilicon TFTs fabricated with novel crystallization techniques

Halbleiter Prof. Yong Lei Prof. Thomas Hannappel

Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,

OPTICAL, ELECTRICAL AND STRUCTURAL PROPERTIES OF PECVD QUASI EPITAXIAL PHOSPHOROUS DOPED SILICON FILMS ON CRYSTALLINE SILICON SUBSTRATE

Oxide Growth. 1. Introduction

EECS130 Integrated Circuit Devices

Section 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Annual Meeting. North Carolina State University Dr. Veena Misra. January 17 19, 2017 December

Semiconductor Technology

R Sensor resistance (Ω) ρ Specific resistivity of bulk Silicon (Ω cm) d Diameter of measuring point (cm)

Specimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process

FAST AND SLOW-STATE TRAPS AT THE MOSFET OXIDE INTERFACE WITH A TEMPERATURE DEPENDENT C-V METHOD.

Interconnects. Outline. Interconnect scaling issues Aluminum technology Copper technology. Properties of Interconnect Materials

Schottky Tunnel Contacts for Efficient Coupling of Photovoltaics and Catalysts

EE 560 FABRICATION OF MOS CIRCUITS. Kenneth R. Laker, University of Pennsylvania

State of the art quality of a GeOx interfacial passivation layer formed on Ge(001)

Modeling of Grain Growth Mechanism by Nickel Silicide Reactive Grain Boundary Effect in Metal-Induced-Lateral-Crystallization

Hei Wong.

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 55, NO. 4, AUGUST

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

2-inch polycrystalline silicon thin film transistor array. using field aided lateral crystallization

Engineering 45: Properties of Materials Final Exam May 9, 2012 Name: Student ID number:

Hall coefficient, mobility and carrier concentration as a function of composition and thickness of Zn-Te thin films

MOS Gate Dielectrics. Outline

Amorphous Silicon Solar Cells

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

Section 4: Thermal Oxidation. Jaeger Chapter 3

Integrated Amorphous and Polycrystalline Silicon Thin-Film Transistors in a Single Silicon Layer

EXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES

Process Flow in Cross Sections

MARORA A Plasma Selective-oxidation Apparatus for Metal-gate Devices

Micro-Structural Observation of the Bonding Interface between Au Wire and a Platinum Electrode

Materials Science for Achieving Green Innovation Thermoelectric Modules that Exploit Unutilized Heat for Revolutionizing Energy Conversion

II. OPTIMIZATION OF SOLAR CELL

Boron doped diamond deposited by microwave plasma-assisted CVD at low and high pressures

Fabrication and Layout

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

Semiconductor Technology

United States Patent (19) Levinstein et al.

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Electrical Characteristics of Rare Earth (La, Ce, Pr and Tm) Oxides/Silicates Gate Dielectric

Modeling and Electrical Characterization of Ohmic Contacts on n-type GaN

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

Nanosilicon single-electron transistors and memory

The Mobility Enhancement of Indium Gallium Zinc Oxide Transistors via Low-temperature Crystallization using a Tantalum Catalytic Layer

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

The growth of patterned ceramic thin films from polymer precursor solutions Göbel, Ole

PHYSICAL ELECTRONICS(ECE3540) Brook Abegaz, Tennessee Technological University, Fall 2013

Available online at ScienceDirect. Energy Procedia 84 (2015 ) 17 24

Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications

CHAPTER 5 IMPERFECTIONS IN SOLIDS PROBLEM SOLUTIONS

CMOS FABRICATION. n WELL PROCESS

Ferroelectric Oxide Single-Crystalline Layers by Wafer Bonding and Hydrogen/Helium Implantation

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

Fabrication and Layout

Despina C Moschou. National and Kapodistrian University of Athens, Department of Informatics and Telecommunications

Doris Ehrt and Doris Möncke. Friedrich Schiller University of Jena, Otto-Schott-Institut, Fraunhoferstr. 6, D Jena, Germany,

MOS Front-End. Field effect transistor

Process Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow

Fabrication Technology

"Plasma CVD passivation; Key to high efficiency silicon solar cells",

FABRICATION of MOSFETs

Influence of Oxide Layer Thickness and Silicon Carbide (SiC) Polytype on SiC MOS Capacitor Hydrogen Sensor Performance

Complementary Metal Oxide Semiconductor Thin-Film Transistor Circuits From a High-Temperature Polycrystalline Silicon Process on Steel Foil Substrates

Brian Izzio 5th Year Microelectronic Engineering Student. Rochester Institute of Technology

High Thermal Conductivity Silicon Nitride Ceramics

2006 UPDATE METROLOGY

Morphology of Thin Aluminum Film Grown by DC Magnetron Sputtering onto SiO 2 on Si(100) Substrate

Author(s) Negoro, Y; Katsumoto, K; Kimoto, T; Citation Journal of Applied Physics (2004),

Transcription:

Jpn. J. Appl. Phys. Vol. 40 (2001) pp. 49 53 Part 1, No. 1, January 2001 c 2001 The Japan Society of Applied Physics Device Simulation of Grain Boundaries in Lightly Doped Polysilicon Films and Analysis of Dependence on Defect Density Mutsumi KIMURA, Satoshi INOUE, Tatsuya SHIMODA and Toshiyuki SAMESHIMA 1 Base Technology Research Center, Seiko Epson Corporation, 281 Fujimi, Nagano 399-0293, Japan 1 Division of Electric and Information Engineering, Tokyo University of Agriculture and Technology, 2-24-16 Nakamachi, Koganei 184-8588, Japan (Received August 8, 2000; accepted for publication October 19, 2000) Device simulations of grain boundaries in lightly doped polysilicon films have been performed. Dependence of the energy band, carrier density, potential barrier and electric conductivity on the defect density and grain size was carefully investigated. As a result, the mechanism of the carrier transportation has been clarified. The boundary defects not only trap and reduce free carriers, but also form the potential barrier and interfere with the carrier movement. As the defect density increases, in the case of the small grain size, first, the space-charge regions spread over the entire grain. Next, while the potential barrier remains the same, the lowest energy of the conduction band from the Fermi level (E c -E f ) increases, and the carrier density decreases. Finally, E c -E f becomes the highest and remains the same. On the other hand, in the case of the large grain size, before the space-charge regions spread over the entire grain, E c -E f at the grain boundary reaches its maximum. Therefore, even if the defect density increases further, the potential barrier remains the same, and the carrier density remains high. By comparing the experimental and simulated electric conductivity, the defect density can be KEYWORDS: device simulation, grain boundary, lightly dope, polysilicon, defect, potential barrier, electric conductivity 1. Introduction In laser-crystallized polysilicon (poly-si) thin-film transistors (TFTs), the channels are formed in the laser-crystallized poly-si films, which have few defects in the grains and many defects at the grain boundaries. In order to understand how these TFTs work, it is necessary to clarify the mechanism of the carrier transportation in these poly-si films. One of the most effective methods for clarifying this mechanism is the evaluation of lightly doped poly-si films. 1 5) In the evaluation of lightly doped poly-si films, no voltage is applied along the poly-si film depth, and no carriers concentrate at the oxide-silicon interface. Therefore, the effect of the oxide-silicon interface on the carrier transportation is negligible, and the effect of the grain boundaries on the carrier transportation is dominant. Moreover, since the change of the potential and carrier density along the poly-si film depth is negligible, a two dimensional subject can be reduced to a one dimensional subject. Furthermore, with respect to the experiment, since only poly-si films with some contact pads are required, it is easy to fabricate them. To date, research has been conducted to analyze the lightly doped poly-si films. 6 9) However, since this research was based on analytical methods, there were some assumptions and approximations that caused errors. Therefore, the objective of this paper is to perform device simulation in order to analyze the lightly doped poly-si films precisely and determine the mechanism of the carrier transportation in the poly-si films precisely. The method to extract the defect density will also be shown. E-mail address: kimura.mutsumi@exc.epson.co.jp 2. Device Simulation of Grain Boundaries Figure 1 shows the carrier transportation in the lightly doped poly-si film with boundary defects. Grain size is defined by d, and there are four grains and five grain boundaries. This structure can be assumed to be a part of the longer poly-si film. Donor-type dopants are implanted. Dopant density is 1 10 19 cm 3, and dopant energy, E d, is 0.04 ev below the lowest energy of the conduction band, E c. The generation of the carriers by dopants in this poly-si film corresponds to that by application of gate voltage in the poly-si TFT. Defect states are caused by dangling bonds and located at grain boundaries. The boundary defects are assumed to be distributed in the plane. If the boundary defects are point defects such as atomic holes, line defects such as dislocations or plane defects such as stacking faults, the following discussions are applicable. The energy distribution of the boundary defects is Gaussian, as follows: N t (E) = N l exp{ [(E E 1 )/E 2 ] 2 }. (1) Here, N t and E are the density of defect states and the energy in the energy gap, respectively. The total defect density is determined by integrating eq. (1) along the energy. The defect density varies in the plane density of the order of 10 11 10 14 cm 2, which corresponds to the volume density of the order of 10 17 10 20 cm 3 if the boundary defects are assumed to be distributed uniformly throughout the en- Fig. 1. Carrier transportation in the lightly doped poly-si film with boundary defects. 49

50 Jpn. J. Appl. Phys. Vol. 40 (2001) Pt. 1, No. 1 M. KIMURA et al. tire poly-si film. For the as-crystallized poly-si film, the defect density is very high. E 1 = 0 ev, which means that the boundary defects are distributed around the midgap in the energy band, and E 2 = 0.15 ev, which means that the Gaussian width is 0.3 ev. The boundary defects distributed around the midgap can be confirmed by the high potential barrier measured in an experiment. 5) The acceptor-like state is defined as a trap state that is neutral or negatively charged according to the Fermi level. The donor-like state is defined as a trap state that is neutral or positively charged according to the Fermi level. It is assumed that the defect density of the acceptorlike states and donor-like states are the same. This leads to a flat-band condition without the application of voltage. The voltage applied to both sides of the poly-si film is 0.1 V. The donor-type dopants are ionized and generate free electron carriers in the conduction band. The free carriers are trapped at the boundary defects and decrease. On the other hand, the boundary defects are charged negatively. In order to preserve charge neutrality, positive charges equal to negative charges at the boundary defects are induced on both sides of the grain boundary. That is, the free carriers decreases on both sides of the boundary, and space-charge regions are created by the positive charges of the dopant ions. These space-charge regions form a potential barrier at the boundary. The potential barrier influences the occupation probability of the boundary defects, and the potential barrier and occupation probability are decided self-consistently. As a result, the boundary defects influence the carrier transportation using two mechanisms. First, the boundary defects trap the free carriers and reduce them. Second, the boundary defects form the potential barrier and interfere with the movement of the free carriers. Only the thermally activated free carriers can travel through the potential barrier. The device simulation can handle all the above-mentioned phenomena without any approximations. 10 12) In the device simulation, generally, the following equations are utilized: ψ = ρ/ε (2) ( n n µ n E D n n n ) G = 0 (3) (n p µ p E D p n p ) G = 0. (4) Equation (2) is the Poisson equation to calculate the potential. Equations (3) and (4) are the continuous equations for electrons and holes, respectively. These equations are based on the drift-diffusion model and utilized to calculate the carrier transportation. The following equations are also utilized: n n = N c exp[ (E c E f )/(kt)] (5) n p = N v exp[ (E f E v )/(kt)]. (6) Equations (5) and (6) are the carrier density equations for electrons and holes, respectively. These equations are utilized to relate the carrier density with the quasi Fermi level. In these equations, instead of the Fermi-Dirac distribution, the Maxwell-Boltzmann distribution is utilized. Therefore, in the case that the lowest energy of the conduction band or the highest energy of the valence band is similar to the Fermi level, these equations are not valid. This occurs in the middle of the grain for large grain size and low defect density. However, since the electric conductivity is high in this region, the effect on the total electric conductivity is not significant. Therefore, these equations can be utilized. In this paper, the following equations are utilized: n d = N d (1/{1 + exp[(e f E d )/(kt)]}) (7) n ta = N ta (E)(1/{1 + exp[(e E f )/(kt)]})de (8) n td = N td (E)(1/{1 + exp[(e f E)/(kT)]})dE. (9) Equations (7), (8) and (9) are the occupation probability equations for donors, acceptor-like states and donor-like states, respectively. The following equation is also utilized and substituted into eq. (2): ρ = q( n n + n p + n d n ta + n td ). (10) In the device simulation, the structure is divided into many meshes, and eqs. (2) (10) are formulated at each mesh. By iterating to solve these equations and achieving convergence, the carrier density and potential can be calculated. Finally, the energy band, carrier density, potential barrier, electric conductivity, etc. can be calculated. 3. Dependence on the Defect Density Dependence of the energy band, carrier density, potential barrier and electric conductivity on the defect density and Fig. 2. Dependence of the (a) energy band and (b) carrier density with variations in the defect density for a grain size of 10 nm.

Jpn. J. Appl. Phys. Vol. 40 (2001) Pt. 1, No. 1 M. KIMURA et al. 51 grain size was carefully investigated. Figure 2 shows the dependence of the (a) energy band and (b) carrier density with variations in the defect density for a grain size of 10 nm. Figures 3 and 4 show those for grain sizes of 20 nm and 50 nm, respectively. In Figs. 2(a), 3(a) and 4(a), the lowest energy of the conduction band, E c, for each defect density is shown by overlapping the Fermi level, E f. It is found that the potential barrier is formed at the grain boundary. In Figs. 2(b), 3(b) and 4(b), due to the potential barrier, the carrier density is low near the grain boundary. Figure 5 shows the dependence of the carrier density and potential barrier on the defect density with variations in the grain size. Here, the carrier density in the middle of the grain is plotted. The carrier density and potential barrier are determined from Figs. 2, 3 and 4. First, the case of a small grain size such as 10 nm is considered using Figs. 2 and 5. For a low defect density such as 1 10 11 1 10 12 cm 2, the potential barrier is low. Since the space-charge regions have not yet reached the middle of the grain, the carrier density is high. However, the carrier density is slightly lower than a dopant density of 1 10 19 cm 3 because the ionization rate is lower than one when the dopant energy is similar to the Fermi level. As the defect density in- Fig. 4. Dependence of the (a) energy band and (b) carrier density with variations in the defect density for a grain size of 50 nm. Fig. 3. Dependence of the (a) energy band and (b) carrier density with variations in the defect density for a grain size of 20 nm. Fig. 5. Dependence of the carrier density and potential barrier on the defect density with variations in the grain size.

52 Jpn. J. Appl. Phys. Vol. 40 (2001) Pt. 1, No. 1 M. KIMURA et al. creases to 2 10 12 cm 2, the potential barrier becomes higher. Since the space-charge regions have reached the middle of the grain, the carrier density becomes significantly lower. As the defect density increases to 5 10 12 cm 2, since the spacecharge regions have already spread over the entire grain, neither the charge density nor the width of the space-charge region can change further. Therefore, the potential barrier remains the same. On the other hand, E c E f becomes larger, and the carrier density becomes lower. As the defect density increases to 1 10 13 1 10 14 cm 2, E c E f becomes the highest and remains the same. The reason is as follows. E c E f at the grain boundary becomes so large that the defect energy is similar to the Fermi level. If E c E f at the grain boundary becomes even larger, the defect energy would become higher than the Fermi level, the boundary defects could not trap the free carriers, the potential barrier would become lower, and E c E f at the grain boundary would become lower. Therefore, E c E f at the grain boundary is self-consistently decided to the maximum where the defect energy is similar to the Fermi level. In this case, some of the boundary defects trap the free carriers. Next, the case of a large grain size such as 50 nm is considered using Figs. 4 and 5. For a low defect density such as 1 10 11 2 10 12 cm 2, the potential barrier is low, and the carrier density is high. As the defect density increases to 5 10 12 2 10 13 cm 2, the potential barriers become higher. However, since the space-charge regions have not yet reached the middle of the grain, the carrier density remains high. As the defect density increases to 5 10 13 1 10 14 cm 2, before the space-charge regions spread over the entire grain, E c E f at the grain boundary reaches its maximum. Therefore, even if the defect density increases further, the potential barrier remains the same, and the carrier density remains high. Figure 6 shows the dependence of the electric conductivity on the defect density with variations in the grain size. The electric conductivity is determined by the carrier density and potential barrier. The electric conductivity decreases significantly around the specific defect density that depends on the grain size. Roughly speaking, using the analytical method, 6 9) the electric conductivity decreases at the specific defect density that is equal to the dopant density if the boundary defects are assumed to be distributed uniformly throughout the entire poly-si film. The specific defect densities for the grain size 10 nm, 20 nm and 50 nm are 1 10 13,2 10 13,5 10 13 cm 2, respectively. Using device simulation, different results have been obtained. This indicates that since the device simulation can handle all the phenomena that are approximated or assumed in analytical methods, more accurate results can be obtained. Fig. 6. Dependence of the electric conductivity on the defect density with variations in the grain size, and experimental electric conductivity with variations in the laser energy for crystallization, whose defect density is Table I. Laser energy density, grain size, electric conductivity and extracted defect density. Laser energy (mj/cm 2 ) 220 340 460 Grain size (nm) 10 20 50 Electric conductivity (S/cm) 7.0 10 6 1.9 10 3 1.1 10 1 Defect density (cm 2 ) 1.2 10 13 0.6 10 13 1.1 10 13 4. Extraction of the Defect Density As seen in Fig. 6, the electric conductivity is sensitive to the defect density. Therefore, it is possible to extract the actual defect density by comparing the simulated electric conductivity to the experimental one. The experiment was performed as follows. 13) First, an amorphous-silicon (a-si) film 50 nm was formed using low-pressure chemical vapor deposition. Phosphorus atoms 1 10 19 cm 3 were implanted. The a-si film was crystallized using a XeCl excimer laser with variations in the laser energies of 220 mj/cm 2, 340 mj/cm 2 and 460 mj/cm 2 to fabricate a poly-si film, and the phospho- rus atoms were activated simultaneously. The poly-si film was patterned and aluminum electrodes were fabricated. The electric conductivity was measured. Next, the grain sizes of the poly-si films were measured using, for example, tunneling electron microscopy (TEM). The grain sizes for the laser energies of 220 mj/cm 2, 340 mj/cm 2 and 460 mj/cm 2 were 10 nm, 20 nm and 50 nm, respectively. Next, using these grain sizes, the dependence of the electric conductivity on the defect density is simulated using the device simulation shown in Fig. 6. Finally, by comparing the experimental and simulated electric conductivity, the actual defect density can be Figure 6 also shows the experimental electric conductivity with variations in the laser energy for crystallization. From the intersection of the simulated curve and the experimental value, the defect density can be Table I shows the laser energy density, grain size, electric conductivity and extracted defect density. The extracted defect densities for the laser energies of 220 mj/cm 2, 340 mj/cm 2 and 460 mj/cm 2 are on the order of 10 13 cm 2. It is very interesting that the defect density can be extracted using very simple devices such as lightly doped poly-si films and very easy measurements such as those of electric conductivity. 5. Conclusions Device simulations of grain boundaries in lightly doped poly-si films have been performed. Dependence of the energy band, carrier density, potential barrier and electric conductivity on the defect density and grain size was carefully investigated. As a result, the mechanism of the carrier trans-

Jpn. J. Appl. Phys. Vol. 40 (2001) Pt. 1, No. 1 M. KIMURA et al. 53 portation has been clarified. The boundary defects not only trap and reduce free carriers, but also form the potential barrier and interfere with the carrier movement. As the defect density increases, in the case of the small grain size, first, the space-charge regions spread over the entire grain. Next, while the potential barrier remains the same, E c E f increases, and the carrier density decreases. Finally, E c E f becomes the highest and remains the same. On the other hand, in the case of the large grain size, before the space-charge regions spread over the entire grain, E c E f at the grain boundary reaches its maximum. Therefore, even if the defect density increases further, the potential barrier remains the same, and the carrier density remains high. By comparing the experimental and simulated electric conductivity, the defect density can be Acknowledgements The authors wish to thank Seiichiro Higashi of the Seiko Epson Corporation and Professor Piero Migliorato of the University of Cambridge. The authors also wish to thank the members of the Base Technology Research Center of the Seiko Epson Corporation, the Epson Cambridge Laboratory, Professor Migliorato s group at the University of Cambridge and the LT Business Development Center of the Seiko Epson Corporation. 1) T. Sameshima, K. Saito, M. Sato, A. Tajima and N. Takashima: Jpn. J. Appl. Phys. 36 (1997) L1360. 2) S. Higashi, K. Ozaki, K. Sakamoto, Y. Kano and T. Sameshima: Jpn. J. Appl. Phys. 38 (1999) L857. 3) T. Sameshima, K. Saitoh, N. Aoyama, S. Higashi, M. Kondo and A. Matsuda: Jpn. J. Appl. Phys. 38 (1999) 1892. 4) S. Higashi: Dig. AM-LCD 99, Tokyo, 1999, p. 225. 5) K. Sakamoto, Y. Tsunoda, T. Watanabe, K. Asada, T. Mohri, T. Sameshima and S. Higashi: Ext. Abstr. (60th Autumn Meet. 1999); The Japan Society of Applied Physics, Tokyo, p. 804 [in Japanese]. 6) J. Y. W. Seto: J. Appl. Phys. 46 (1975) 5247. 7) G. Baccarani, B. Ricco and G. Spadini: J. Appl. Phys. 49 (1978) 5565. 8) P. V. Evans and S. F. Nelson: J. Appl. Phys. 69 (1991) 3605. 9) T. Kamins: Polycrystalline Silicon for Integrated Circuits and Displays (Kluwer Academic Publishers, Boston, 1998) 2nd ed., Chap. 5, p. 199. 10) S. Selberherr: Analysis and Simulation of Semiconductor Devices (Springer-Verlag, Heidelberg, 1984). 11) K. Taniguchi: Latest Semiconductor Process and Device Simulation Technology (Realize Inc., Tokyo, 1990). 12) Silvaco International: Device Simulator Atlas. 13) S. Higashi: private communication (2000).