Images of Failures in Microelectronics Packaging and Assembly

Similar documents
Optimizing Immersion Silver Chemistries For Copper

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview

Discrete Capacitor & Resistor Issues. Anthony Primavera Boston Scientific CRM 11/13/06

Qualification and Performance Specification for Flexible Printed Boards

Offshore Wind Turbines Power Electronics Design and Reliability Research

ATS Document Cover Page

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD

No-Clean Flux Activity under Low Standoff Components

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C

The Morphology Evolution and Voiding of Solder Joints on QFN Central Pads with a Ni/Au Finish

Composition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal

Copper Wire Bonding Technology and Challenges

14. Designing with FineLine BGA Packages

Design and Assembly Process Implementation of 3D Components

A STUDY OF THE ENEPIG IMC FOR EUTECTIC AND LF SOLDERS

Impacts of the bulk Phosphorous content of electroless Nickel layers to Solder Joint Integrity

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

MATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS

Rockwell R RF to IF Down Converter

Reflow Profiling: Time a bove Liquidus

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

Conformal Coating over No Clean Flux

ICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang

HBLED packaging is becoming one of the new, high

Newsletter. Test Services & Failure Analysis Laboratory. April The Reality of Flip-Chip Solder Bump Electromigration Failure INSIDE THIS ISSUE

Flexible Printed Circuits Design Guide

Copper Wire Packaging Reliability for Automotive and High Voltage

Failure Modes in Wire bonded and Flip Chip Packages

OMIKRON IMMERSION WHITE TIN. Florida CirTech, Inc. Greeley, Colorado USA. Revised 2/19/98

Quality and Reliability Report

SN100C Technical Guide

PARYLENE ENGINEERING. For Longer Lasting Products

Ceramic Column Grid Array Design and Manufacturing Rules for Flight Hardware

Cleaning Before Coating. Presented by Jigar Patel, Senior Process Engineer

Advances in Printing nano Cu and Using Existing Cu Based Manufacturing Processes. Michael J. Carmody Chief Scientist, Intrinsiq Materials

Project Proposal. Cu Wire Bonding Reliability Phase 3 Planning Webinar. Peng Su June 6, 2014

Design for Flip-Chip and Chip-Size Package Technology

Film Defects vs Solutions

Dallas Semicoductor DS80C320 Microcontroller

Quality and Reliability Report

Bridging Supply Chain Gap for Exempt High-Reliability OEM s

GRAPHIC MANUFACTURING CAPABILITY Q217-18

TMS320C6000 BGA Manufacturing Considerations

Automotive Electronic Material Challenges. Anitha Sinkfield, Delphi

White Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong

Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs)

NCAB Group PCB Specification

Australian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test

Analog & MEMS Group (AMS)

Wafer Level Chip Scale Package (WLCSP)

WorkShop Audace. INSA ROUEN 8 juin 2012

IPC-TM-650 TEST METHODS MANUAL

Lattice isplsi1032e CPLD

Jacques Matteau. NanoBond Assembly: A Rapid, Room Temperature Soldering Process. Global Sales Manager. indium.us/f018

Silver and Sulfur: Case Studies, Physics, and Possible Solutions. C. Hillman, S. Binfield, J. Seppi, and J. Arnold DfR Solutions April 15, 2009

Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S.

No-Clean Flux Residue and Underfill Compatibility Effects on Electrical Reliability

Soldermasks - Processes and Properties

Optimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication

Low CTE / High Tg FR-4 with High Heat Resistance

Effects of Solder Reflow Conditions on the Assembly of Electronics Packaging and Printed Circuit Boards

System Level Effects on Solder Joint Reliability

SCV Chapter, CPMT Society, IEEE September 14, Voids at Cu / Solder Interface and Their Effects on Solder Joint Reliability

ALTERNATIVES TO CROSS-SECTIONAL SAMPLE PREPARATION FOR PACKAGE AND BOARD-LEVEL FAILURE ANALYSIS

Welcome to the KEMET Ceramic Capacitor Flex Crack Mitigation product training module. This module will review sources of stress in surface mount

Qualification Report CASCADEABLE FIFOS. November 1995, QTP# Version 1.2 DEVICE DESCRIPTION MARKETING PART NUMBER. 1K x 9 Cascadeable FIFO

CHARACTERISATION OF INTERFACIAL CRACKING IN MICROELECTRONIC PACKAGING

COFAN USA. Meeting your Project needs.

Qualification Report. June, 1994, QTP# Version 1.1 CY7C46X/47X, MINNESOTA FAB MARKETING PART NUMBER DEVICE DESCRIPTION. Cascadable 32K x 9 FIFO

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

Via Life vs. Temperature Stress Analysis of Interconnect Stress Test

An Overview of IPC Plating Specification Completions, Revisions and Future Plans

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA

ALT of Lead Free CCAs

Technical Notes. Introduction. Catastrophic and Corrosive Failure modes. Issue 14 Sept 2013

Effectiveness of Conformal Coat to Prevent Corrosion of Nickel-palladium-goldfinished

Metallization of MID Dec 2 010

Introduction of CSC Pastes

Embedding Passive and Active Components: PCB Design and Fabrication Process Variations

THIN IMMERSION TIN USING ORGANIC METALS

Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications

Thermal Processing Part VI, Ancillary Tools

A NEW SURFACE FINISH FOR THE ELECTRONICS INDUSTRY Ernest Long PhD and Lenora Toscano MacDermid Waterbury, CT, USA

Microelectronics Reliability

Chapter 3 Silicon Device Fabrication Technology

Interconnection Reliability of HDI Printed Wiring Boards

MACROSTRUCTURE, MICROSTRUCTURE AND MICROHARDNESS ANALYSIS

Silicon Wafer Processing PAKAGING AND TEST

Motorola PC603R Microprocessor

Additional Information, DS6, March Recommendations for Printed Circuit Board Assembly of Infineon P(G)-VQFN Packages

Forward and Backward Soldering Compatibility

Welcome to the Real World of Lead Free Soldering

GOLD EMBRITTLEMENT IN LEADFREE SOLDER

Transcription:

Images of Failures in Microelectronics Packaging and Assembly Ed Hare, Ph.D./SEM Lab, Inc. IMAPS NW - Feb. 11th 2004 Redmond, WA http://www.semlab.com 1

What is this? http://www.semlab.com 2

Inner Layer Separation Between laminate copper and electroless copper Found Ca & S residues at failed interface http://www.semlab.com 3

Inner Layer Separation QC coupon mount from PWB fabricator lines of demarcation Missed during routine QC examination http://www.semlab.com 4

What is this? http://www.semlab.com 5

Microvia This is a poorly fabricated microvia There is little or no copper plating connecting to the layer-2 2 pad http://www.semlab.com 6

Microvia This is a good microvia There is uniform copper plating connecting to the layer-2 2 pad http://www.semlab.com 7

What is this? http://www.semlab.com 8

Drill Breakout The inner layer lands probably should have been larger diameter in this design This condition fails Class 3 criteria in IPC- A-600 (min. annular ring 0.001 in) http://www.semlab.com 9

What is this? http://www.semlab.com 10

EOS Failure All four Vcc wire bonds are fused open There is no damage on the die Excessive current failure likely due to latch-up http://www.semlab.com 11

EOS Failure Vcc wire bond is fused open Fusing current of 1-1 mil gold wire is ~ 0.75 amps http://www.semlab.com 12

EOS Failure A short segment of metallization was fused open Likely caused by a voltage transient http://www.semlab.com 13

EOS Failure A short segment of metallization was fused open Likely caused by a voltage transient http://www.semlab.com 14

EOS Failure A short segment of metallization was fused open Likely caused by a voltage transient or ESD http://www.semlab.com 15

EOS Failure Gross electrical overstress damage http://www.semlab.com 16

What is this? http://www.semlab.com 17

Bond Pad Corrosion Contributing causes * moisture * pop-corn damage * internal delam * P contamination http://www.semlab.com 18

Bond Pad Corrosion How to avoid * MSD control Use CSAM imaging and F/A to diagnose http://www.semlab.com 19

Bond Pad Corrosion Trace of P P due to molding compound or residual from IC fab http://www.semlab.com 20

Bond Pad Corrosion Bright spots are Ti-W barrier layer where Al is missing http://www.semlab.com 21

What is this? http://www.semlab.com 22

Dendritic Growth on IC Die Silver and copper dendrites For all the same reasons as bond pad corrosion http://www.semlab.com 23

Dendritic Growth on IC Die or most of the same reasons as bond pad corrosion - moisture - ionic contamination - bias - internal delam http://www.semlab.com 24

What is this? http://www.semlab.com 25

Bond Wire Sweep Bond wires are swept by the injection molding compound http://www.semlab.com 26

What is this? http://www.semlab.com 27

Gold Embrittlement This is gold-embrittled eutectic Sn-Pb solder AuSn4 & AuSn2 platelets dispersed throughout the microstructure http://www.semlab.com 28

Gold Embrittlement Theory the gold- embrittlement caused voiding! AuSn4 & AuSn2 platelets trap volatiles http://www.semlab.com 29

Gold Embrittlement Theory the gold- embrittlement caused voiding! AuSn4 & AuSn2 platelets trap volatiles http://www.semlab.com 30

What is this? http://www.semlab.com 31

BGA Mechanical Damage Probably tool damage Most extreme cases had missing balls http://www.semlab.com 32

BGA Mechanical Damage Corner has a missing ball http://www.semlab.com 33

What is this? http://www.semlab.com 34

BGA Solder Joint Failure BGA solder joint failed at the BGA substrate Entrapped material includes flux and mask constituents Probably flux and mask are chemically incompatible http://www.semlab.com 35

BGA Solder Joint Failure This is a different example Entrapped material likely debris from plastic trays http://www.semlab.com 36

BGA Solder Joint Failure This is the fracture surface at the BGA substrate (different location) IPC specifications allow up to 25% http://www.semlab.com 37

What is this? http://www.semlab.com 38

ENIG Black Pad Syndrome Brittle fracture at the solder/pwb pad interface More specifically between the Ni3Sn4 IMC layer and the P-P rich EN http://www.semlab.com 39

ENIG Black Pad Syndrome Very fine line brittle fracture at the solder/pwb pad interface http://www.semlab.com 40

ENIG Black Pad Syndrome Very thin (~ 0.25 micron) P-rich P EN layer in contact with the Ni3Sn4 IMC layer http://www.semlab.com 41

ENIG Black Pad Syndrome 2 nd example Very thin (~ 0.25 micron) P-rich P EN layer in contact with the Ni3Sn4 IMC layer http://www.semlab.com 42

ENIG Black Pad Syndrome ~ 18 wt% P at the fracture surface versus 7 9 wt% P for EN bulk http://www.semlab.com 43

ENIG Black Pad Syndrome IG spiking Hyper-etching etching of EN in IG bath http://www.semlab.com 44

ENIG Black Pad Syndrome 2 nd example IG spiking Hyper-etching etching of EN in IG bath http://www.semlab.com 45

What is this? http://www.semlab.com 46

Failed SMD Inductor Discoloration of magnet wire Open circuited coil http://www.semlab.com 47

Failed SMD Inductor Encapsulant voids around magnet wire Magnet wire cross- section reduced due to corrosion http://www.semlab.com 48

Failed SMD Inductor Corrosion due to Cl & Br from activated flux that wicked into the coil http://www.semlab.com 49

Failed SMD Inductor Corrosion due to Cl & Br from activated flux that wicked into the coil http://www.semlab.com 50

What is this? http://www.semlab.com 51

Failed Resistor Network Joint Classic thermal fatigue failure Voids may be a contributing factor http://www.semlab.com 52

Failed Resistor Network Joints Classic thermal fatigue failure Thermal expansion mismatch too large Failed after ~ 5 years of service http://www.semlab.com 53

What is this? http://www.semlab.com 54

MLCC Knit Line Failure MLCC manufacturing defect Crack propagates and crosses plates causing electromigration short http://www.semlab.com 55

MLCC Knit Line Failure Delamination between plate and dielectric http://www.semlab.com 56

MLCC Dielectric Voids Void bridges plates and creates electromigration path http://www.semlab.com 57

MLCC Dielectric Voids Another example of MLCC dielectric voids http://www.semlab.com 58

What is this? http://www.semlab.com 59

TSOP Electromigration Failure Electrical leakage failures No Clean Flux, but likely activated flux used in touch up http://www.semlab.com 60

TSOP Electromigration Failure Pb dendrites grow between signals and short them out Never mix No-Clean flux and activated flux http://www.semlab.com 61

TSOP Electromigration Failure Its even growing across the mold flash up by the package body! http://www.semlab.com 62

TSOP Electromigration Failure There is nothing quite like a pretty picture of a Pb-dendrite http://www.semlab.com 63

CONCLUSIONS Dendrites? Go ahead, make my day Bond pad corrosion? Bring it on! Black pad syndrome? Not a HASL Ed Hare, Ph.D./SEM Lab, Inc. http://www.semlab.com 64