The integrated EUV Mask Process at the Advanced Mask Technology Centre (AMTC) in Dresden

Similar documents
EUV Mask Image Placement Management in Writing, Registration, and Exposure Tools

Development Status of EUVL Blank and Substrate Asahi Glass Co. Ltd. Kazunobu Maeshige

EUV Defect Repair Strategy

Roadmap in Mask Fab for Particles/Component Performance

EUVL Mask Defect Strategy

EUV Mask Defect Reduction : Status and Challenges

Effects of Thin Film Depositions on the EUV mask Flatness

Simulation Analysis of Defect Repair Methods for EUVL Mask Blanks

Lithography options for the 32nm half pitch node. imec

Overview of SEMI Standards for EUV Masks. Scott Hector ISMT/Motorola Chairman of SEMI EUV Mask Task Force

FIB mask repair technology for EUV mask 1. INTRODUCTION

EUV Technology, Martinez, CA

Progress in EUV blanks development at HOYA

SEMI P10 for Automated Mask Orders

LITHOGRAPHY MATERIAL READINESS FOR HVM EUV TECHNOLOGY DANILO DE SIMONE

Optical and Physical Characteristics of EUV Phase Shift Masks

Metal Oxide EUV Photoresists for N7 Relevant Patterns

ALD systems and SENTECH Instruments GmbH

Lessons Learned from SEMATECH s Nanoimprint Program

Imprint Lithography: Getting to the Next Level

Processing guidelines. Negative Tone Photoresist Series ma-n 2400

2006 UPDATE METROLOGY

micro resist technology

micro resist technology

Surface Preparation and Cleaning Conference April 19-20, 2016, Santa Clara, CA, USA. Nano-Bio Electronic Materials and Processing Lab.

At wavelength characterization of EUV and soft X-ray gratings

Resist Characterization for EUV- Lithography

Electron Beam Induced Processes and their Applicability to Mask Repair

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

HYPRES. Hypres MCM Process Design Rules 04/12/2016

450mm Metrology and Inspection: The Current State and the Road Ahead. Rand Cottle (CNSE), Nithin Yathapu (GF), Katherine Sieg (Intel)

E-Beam Coating Technology for EUVL Optics

UV5 POSITIVE DUV PHOTORESIST For Microlithography Applications

Lecture 22: Integrated circuit fabrication

Photolithography I ( Part 2 )

UV5 POSITIVE DUV PHOTORESIST For DUV Applications

Mask Substrate/Blank Cleaning Progress Challenges

Impact of New MoSi Mask Compositions on Processing and Repair

Advanced Lithography Updates and Challenges for Metrology and Inspection

Optimization of optical performances in submicron silicon-on-insulator rib and strip waveguides by H 2 thermal annealing

Seminar Micro- and Nano-technology

Optimizing spray coater process parameters

Part 3: Test Structures, Test Chips, In-Line Metrology & Inspection

A Deep Silicon RIE Primer Bosch Etching of Deep Structures in Silicon

Surface Acoustic Wave fabrication using nanoimprint. Zachary J. Davis, Senior Consultant,

Advanced developer-soluble gap-fill materials and applications

ADDRESSING THE CHALLENGES OF DIRECTED SELF ASSEMBLY IMPLEMENTATION

TSV Interposer Process Flow with IME 300mm Facilities

Multilayer Development for Extreme Ultraviolet and Shorter Wavelength Lithography

Process Flow in Cross Sections

Lithography Tool Package

Low temperature deposition of thin passivation layers by plasma ALD

There are basically two approaches for bulk micromachining of. silicon, wet and dry. Wet bulk micromachining is usually carried out

UV6 POSITIVE DUV PHOTORESIST For DUV Applications

Arcing prevention by dry clean optimization using plasma parameter monitoring

EXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES

AZ P4620 Photoresist Data Package

Film loss-free cleaning chemicals for EUV mask lifetime elongation developed through combinatorial chemical screening

Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller

Status and Challenges in EUV Mask Cleaning

Nanoscale Imaging, Material Removal and Deposition for Fabrication of Cutting-edge Semiconductor Devices

Measurement of thickness of native silicon dioxide with a scanning electron microscope

MCC. PMGI Resists NANO PMGI RESISTS OFFER RANGE OF PRODUCTS

CMOS Manufacturing Process

VLSI Systems and Computer Architecture Lab

NIL defect performance toward High volume mass production

SUSS SOLUTIONS FOR LARGE FORMAT PATTERNING UV Scanning Lithography and Excimer Laser Ablation

curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015)

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

Integration of Block-Copolymer with Nano- Imprint Lithography: Pushing the Boundaries of Emerging Nano-Patterning Technology

Lecture 7 CMOS MEMS. CMOS MEMS Processes. CMOS MEMS Processes. Why CMOS-MEMS? Agenda: CMOS MEMS: Fabrication. MEMS structures can be made

Choi, Jun-Hyuk Korea Institute of Machinery & Materials

FABRICATION of MOSFETs

THE IMPACT OF 3D DEVICES ON THE FUTURE OF PROCESS MATERIALS TRENDS & OPPORTUNITIES

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Technical Data Sheet Technisches Datenblatt

Photoresist and Process Issues on 193nm Immersion Lithography

SOIMUMPs Design Handbook

2015 EE410-LOCOS 0.5µm Poly CMOS Process Run Card Lot ID:

Manufacturing Process

Semicon Europa Wafer Chucks for Lithography. Berliner Glas KGaA Herbert Kubatz GmbH & Co. Sven Götze

Template fabrication schemes for step and flash imprint lithography

Hybrid BARC approaches for FEOL and BEOL integration

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

200mm Next Generation MEMS Technology update. Florent Ducrot

Ultra High Barrier Coatings by PECVD

Applied Research for Vacuum Web Coating: What is Coming Next?

Modeling of Local Oxidation Processes

Post CMP Cleaning SPCC2017 March 27, 2017 Jin-Goo Park

EECS130 Integrated Circuit Devices

Atomic Layer Deposition

Roll-to-roll Technology for Transparent High Barrier Films

4. Thermal Oxidation. a) Equipment Atmospheric Furnace

Very Thin Medium Density Fibreboards (MDF) with Paperboard-like Properties as Reusable Packaging Material

CMP Process Development for the Via- Middle 3D TSV Applications at 28nm Technology Node

Combinatorial RF Magnetron Sputtering for Rapid Materials Discovery: Methodology and Applications

Motorola PC603R Microprocessor

CMOS FABRICATION. n WELL PROCESS

Intel Pentium Processor W/MMX

Fabrication and Layout

Transcription:

The integrated EUV Mask Process at the Advanced Mask Technology Centre (AMTC) in Dresden Dr. Uwe Dersch AMTC RD-TD Advanced Mask Technology Center GmbH & Co. KG.

History and motivation Integrated process flow Blank material Litho process Resist inspection Outline Litho process performance Resist thickness measurements Patterning Absorber etch process Buffer etch process Patternprofiles DUV degradation Back end Defect inspection Test mask performance Summary & outlook Pattern Litho Generator Patterning Process Back CD end

History and motivation Development scheme for candidate EUV mask processes predevelopment in collaboration with IMS-Chips Process A FE @ IMS-Chips Stuttgart BE @ AMTC Dresden Process B FE @ IMS-Chips Stuttgart BE @ AMTC Dresden Process C FE @ IMS-Chips Stuttgart BE @ AMTC Dresden Various types of EUV masks for MET tool and ASML alpha demo tool set-up of a prepilot EUV mask process Process C Process transfer & improvement at AMTC Focus on: - Lithographic process - Absorber etch optimisation - Buffer etch - Metrology - Inspection - Repair - Cleaning FE and BE @ AMTC Dresden

History and motivation Target: High end EUV masks for the ASML alpha demo tool Mask layout ML / blank quality area 142mm x 142mm Full field printable area 104mm x 132mm Alpha demo tool imaging area 104mm x 97mm (SEMI P40-1103) RPAS alignment mark TIS alignment mark Courtesy ASML alpha demo tool

Integrated process flow Pattern Litho Generator Patterning Process Back CD end Resist inspection Resist thickness Litho EUV process based on 50keV e-beam writer Absorber etch process Buffer etch process Layer thickness metrology CD SEM metrology Registration metrology AFM metrology Mask inspection Repair Cleaning

Blank material Material for process development EUV dummy blanks 67 nm 10 nm 11 nm Resist Absorber Buffer Capping dummy layer Multilayer Material for EUV masks EUV multilayer blanks 67 nm 10 nm 11 nm 6,35 mm Substrate 6,35 mm 60 nm BS-coating 60 nm Blanks without resist coating from Schott Resist Lithotec Meiningen Germany TaN SiO 2 Si Cr

Pattern Litho Generator Defect map for resist inspection Blank incoming inspection Detection limit of inspection tool: 80nm EUV blanks of Schott Lithotec have been coated by a 3 rd party and show too many defects AMTC is currently implementing with its partners a completely new resist coating process.

Pattern Litho Generator Litho process performance CD Uniformity after litho process for different structure types at 180 nm size, measured on area 132 x 132 mm 2 Feature type Iso Dense Iso Dense Contrast clear clear dark dark CDU 3σ [nm] 5.6 9.5 16.5 8.6 CDU range [nm] 8.2 13.1 28.0 14.3 CD linearity after litho process for structure sizes in the range 180-1600 nm < 5 nm for iso-clear, dense-clear & dense dark < 12 nm for iso-dark structure

Pattern Litho Generator Resist thickness - absorber etch Resist thickness degradation during TaN etch before absorber etch after absorber etch thickness variation 1σ = 2,1nm Absorber etch has minimal impact on resist removal uniformity thickness variation 1σ = 5,3nm

Patterning Process Absorber etch process CD Uniformity of EUV mask after absorber etch Feature type Iso Dense Iso Dense Contrast clear clear dark dark CDU 3σ [nm] 4.2 5.1 13.2 6.0 CDU range [nm] 6.3 7.4 24.5 11.0 CD linearity after absorber etch process for structure size in the range 180-1600 nm < 10 nm for all structures Center fast footprint at clear structures.

Patterning Process Buffer layer thickness after absorber etch Adjusting etch depth uniformity for the buffer layer via TaN etch process conditions Center fast settings Equalized settings Center slow settings Min = 5,97 nm Max = 7,90 nm Mean = 6,79 nm 1s = 0,32 nm Range = 1,93 nm After TaN etch the buffer layer thickness is very uniform across the mask area.

Patterning Process Buffer etch process Wet etch experiment Influence of buffer etch on CDU/CDO buffer thickness [A] long etch time no etch short etch time CD change [nm] 3 clear -3 0 400 800 1200 1600 feature size [nm] dark Etch bias < 3nm (within CD-SEM repeatability limit) Change in CDU within repeatability limit of CD-SEM

Patterning Process Buffer layer thickness after buffer etch Buffer thickness after buffer etch Correlation for buffer layer thickness AFM vs reflectometer tool Buffer layer reflectometer [nm] 14 12 10 8 6 4 2 Min = 1,08 nm Max = 2,28 nm Mean = 1,60 nm? 1s = 0,22 nm Range = 1,20 nm Correlation shows possible error in the layer model of the reflectometer measurement buffer layer thickness determined by reflectometer is 2.1 nm larger than AFM result No indication for buffer material remnants found 0 0 2 4 6 8 10 12 Buffer layer AFM [nm]

Patterning Process Isolated trench Pattern profiles from absorber DoE Absorber and buffer etch process done Isolated line Rectangular sidewalls No undercut seen

Patterning Process Absorber degradation Degradation of absorber reflectance by EUV mask process EUV mask process shows negligible impact on absorber DUV reflectance

Back CD end Defect inspection D2D inspection Material defects Mask defects caused by resist impurities

Back CD end Test mask performance Test mask CDU on 104mm x 132mm area Nominal CD iso line CDU 3σ [nm] 400 6,2 dense line CDU 3σ [nm] 6,4 200 5,8 5,5 180 7,9 4,1 160 8,8 7,1 Registration on area 119mm x 119mm X max 3σ: 6,22 nm Y max 3σ: 7,71 nm Scale and ortho corrections applied. PG process not fully adjusted

Summary & Outlook AMTC has established an integrated EUV mask process based on dummy EUV material Major achievements: DOE optimized absorber etch process Uniform buffer etch process Layer thickness model Blank and mask inspection Next steps: Change of resist coating process Further litho process improvement Evaluation of multilayer material

Acknowledgement Thanks to: Gunter Antesberger, Jörg Baumann, Falk Becker, Rico Buettner, Stefan Burges, Christian Chovino, Ralf Dittmann, Olga Filonenko, Steffen Franz, Katja Geidel, Torben Heins, Holger Herguth, Mark Herrmann, Jan Heumann, Christian Holfeld, Falk Lehmann, Gaston Lee, Roman Liebe, Jan Hendrik Peters, Frank Rawolle, Jens Techel, John Tibbe, Christian Tonk, Markus Waiblinger, Michaela Wullinger, Axel Zimmermann and our R&D partners Florian Letzkus, Jörg Butschke, Mathias Irmscher, Holger Seitz, Günter Hess AMTC is a joint venture of Infineon, AMD and TOPPAN Photomasks and gratefully acknowledges the financial support by the German Federal Ministry of Education and Research (BMBF) under Contract No. 01M3154A ( Abbildungsmethodiken für nanoelektronische Bauelemente )