Introduction to Lithography

Similar documents
EECS130 Integrated Circuit Devices

Chapter 3 Silicon Device Fabrication Technology

Fabrication and Layout

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Introduction to Micro/Nano Fabrication Techniques. Date: 2015/05/22 Dr. Yi-Chung Tung. Fabrication of Nanomaterials

3. Overview of Microfabrication Techniques

Lecture 22: Integrated circuit fabrication

Nanoimprinting in Polymers and Applications in Cell Studies. Albert F. YEE Chemical Engineering & Materials Science UC Irvine

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

Dr. Priyabrat Dash Office: BM-406, Mob: Webpage: MB: 205

Photolithography I ( Part 2 )

VLSI Digital Systems Design

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

Nanoscale Imaging, Material Removal and Deposition for Fabrication of Cutting-edge Semiconductor Devices

Surface Acoustic Wave fabrication using nanoimprint. Zachary J. Davis, Senior Consultant,

From microelectronics down to nanotechnology.

Silicon Manufacturing

Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

Fabrication Technology

Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:

Semiconductor Technology

Nanofabrication Prof. Stephen Y. Chou NanoStructure Laboratory

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

WP7 JRA2 JRA2 Research on High Precision Manufacturing. Investigation of optimum NIL stamp fabrication method to copy sub-10 nm BCP features

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Coatings. Ion Assisted Deposition (IAD) process Advance Plasma Source (APS) plasma-ion assisted Deposition. Coatings on Optical Fibers

Silicon Wafer Processing PAKAGING AND TEST

VLSI Technology. By: Ajay Kumar Gautam

Lab #2 Wafer Cleaning (RCA cleaning)

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

Amorphous silicon waveguides for microphotonics

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

LOW TEMPERATURE PHOTONIC SINTERING FOR PRINTED ELECTRONICS. Dr. Saad Ahmed XENON Corporation November 19, 2015

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

micro resist technology

1. Introduction. What is implantation? Advantages

PROCESSING OF INTEGRATED CIRCUITS

Amorphous Silicon Solar Cells

In-Situ Monitoring of Pattern Filling in Nano-Imprint Lithography Using Surface Plasmon Resonance

Damage Threats and Response of Final Optics for Laser-Fusion Power Plants

Transmission Electron Microscopy (TEM) Prof.Dr.Figen KAYA

MICROFABRICATION OF OPTICALLY ACTIVE InO X MICROSTRUCTURES BY ULTRASHORT LASER PULSES

Electron Beam Lithography - key enabling technology in nanofabrication. Frank Dirne

Micro & nanofabrica,on

Isolation Technology. Dr. Lynn Fuller

Precision Optical Engineering

EUV Technology, Martinez, CA

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

Nano-imprinting Lithography Technology І

Surface Preparation and Cleaning Conference April 19-20, 2016, Santa Clara, CA, USA. Nano-Bio Electronic Materials and Processing Lab.

micro resist technology

Simulation Analysis of Defect Repair Methods for EUVL Mask Blanks

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Processing guidelines. Negative Tone Photoresist Series ma-n 2400

AZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process Data Package

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

Plasmonics using Metal Nanoparticles. Tammy K. Lee and Parama Pal ECE 580 Nano-Electro-Opto-Bio

FABRICATION of MOSFETs

Technical Data Sheet Technisches Datenblatt

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

Implant Metrology for Bonded SOI Wafers Using a Surface Photo-Voltage Technique

Precise Ion and Electron Beam Processing for Nano-Structuring

Multilayer Development for Extreme Ultraviolet and Shorter Wavelength Lithography

Lithography options for the 32nm half pitch node. imec

Process steps for Field Emitter devices built on Silicon wafers And 3D Photovoltaics on Silicon wafers

Process Flow in Cross Sections

2006 UPDATE METROLOGY

4. Thermal Oxidation. a) Equipment Atmospheric Furnace

Effects of Thin Film Depositions on the EUV mask Flatness

Amorphous Oxide Transistor Electrokinetic Reflective Display on Flexible Glass

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

CMOS Manufacturing Process

EEC 118 Lecture #5: MOS Fabrication. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Mater. Res. Soc. Symp. Proc. Vol Materials Research Society

Basic&Laboratory& Materials&Science&and&Engineering& Micro&Electromechanical&Systems&& (MEMS)&

Efficient, broadband and compact metal grating couplers for silicon-on-insulator waveguides

CHAPTER 1 HOW SEMICONDUCTOR CHIPS ARE MADE

FIB mask repair technology for EUV mask 1. INTRODUCTION

Radiation Tolerant Isolation Technology

Activation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon Films by Heat Treatment at 250 C

6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term Solution to Problem Set 2 (16 pts)

EXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES

Fabrication and Layout

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Specimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process

Surface micromachining and Process flow part 1

Simple method for formation of nanometer scale holes in membranes. E. O. Lawrence Berkeley National Laboratory, Berkeley, CA 94720

VLSI Systems and Computer Architecture Lab

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

KGC SCIENTIFIC Making of a Chip

Fabrication Techniques for Thin-Film Silicon Layer Transfer

4/10/2012. Introduction to Microfabrication. Fabrication

Effect of nanoimprinted surface relief on Si and Ge nucleation and ordering

Advances in Intense Pulsed Light Solutions For Display Manufacturing. XENON Corporation Dr. Saad Ahmed Japan IDW 2016

Oxide Growth. 1. Introduction

How To Write A Flowchart

Transcription:

Introduction to Lithography G. D. Hutcheson, et al., Scientific American, 290, 76 (2004). Moore s Law Intel Co-Founder Gordon E. Moore Cramming More Components Onto Integrated Circuits Author: Gordon E. Moore Publication: Electronics, April 19, 1965 1

No Exponential is Forever but We Can Delay Forever, Gordon E. Moore, International Solid State Circuits Conference, Feb. 10, 2003. No Exponential is Forever but We Can Delay Forever, Gordon E. Moore, International Solid State Circuits Conference, Feb. 10, 2003. 2

No Exponential is Forever but We Can Delay Forever, Gordon E. Moore, International Solid State Circuits Conference, Feb. 10, 2003. Typical Lithographic Process Flow 1 PREPARED PHOTORESIST Si WAFER PROJECTED SiO 2 LAYER LIGHT Si 3 N 4 LAYER Si SUBSTRATE RETICLE (OR MASK) 6 SIMILAR CYCLE IS REPEATED TO LAY DOWN METAL LINKS BETWEEN TRANSISTORS 2 LENS METAL CONNECTOR NEW PHOTORESIST IS SPUN ON WAFER AND STEPS 2 TO 4 ARE REPEATED PATTERNS ARE PROJECTED REPEATEDLY ONTO WAFER 5 IONS SHOWER THE ETCHED AREAS, DOPING THEM 3 DOPED REGION 4 EXPOSED PHOTORESIST IS REMOVED AREAS UNPROTECTED BY PHOTORESIST ARE ETCHED BY GASES G. D. Hutcheson, et al., Scientific American, 274, 54 (1996). 3

Lithography Yield NOTE: Typical fabrication facilities (fabs) have product yields > 95% Lithography yield per step > 99% Lithography is 90% of the production cost in modern day fabs G. Timp, Nanotechnology, Chapter 4 Lithography Areal Throughput Phenomenological Relationship: Resolution (Å) ~ 23A t 0.2 (A t = areal throughput in μm 2 /hr) This phenomenological relationship is essentially true over 18 orders of magnitude in throughput! G. Timp, Nanotechnology, Chapter 4 4

Requirements of a Lithography System (1) Small dimensions (linewidth) (2) Small variations in dimensions (linewidth control) (3) Large depth of focus (tolerance of non-planar substrates and thick resists) (4) Accurate alignment of subsequent patterns (registration) (5) Low distortion of image and sample (high quality masks, projection systems) (6) Low cost (high throughput) (7) High reliability (high yield) (8) Tolerance of contamination particles on mask and sample (clean room requirements) (9) Uniformity over large areas (large wafers) Lithography Pathways Pathways from pattern design to pattern transfer: (1) Can be direct (e.g., e-beam or ion beam lithography) (2) Usually a 2 step process (A) Generation of mask (B) Transfer of its pattern to a large number of substrates R. Waser (ed.), Nanoelectronics and Information Technology, Chapter 9 5

Masking Methods Contact Proximity Projection R. Waser (ed.), Nanoelectronics and Information Technology, Chapter 9 Resists Resists: (1) Positive exposure degrades resist (dark field mask) (2) Negative exposure hardens resist (light field mask) 6

Requirements of a Resist (1) High sensitivity less exposure time lower cost (2) Contrast (only brightly illuminated areas are affected) (3) Adhesion to substrate (4) Etch resistance (enables subsequent processing) (5) Resist profile control (flexibility for lift-off) Optical Lithography Process 7

Etching versus Lift-off Etching: (a) Develop resist on top of deposited layer (b) Underlying material is removed by etching through openings in the mask Lift-off: (a) Deposit material on top of developed resist (b) Material is lifted-off when resist is removed Limitations of Optical Lithography Minimum feature size = kλ/na where k = proportionality factor (typically 0.5 for diffraction limited systems) λ = wavelength NA = numerical aperture = sin α (2α = acceptance angle of lens at point of focus) measure of light gathering power of lens However, depth of focus = λ/(na) 2 important because wafers are not flat Increasing NA is not the answer reduce λ to reduce feature size 8

Deep Ultra-Violet Lithography Deep UV Excimer Laser Sources: XeF 351 nm XeCl 308 nm}fused silica / quartz optics KrF 248 nm ArF 193 nm}caf optics difficult to grind and polish due to F 2 157 nm hygroscopic (water-absorbing) properties Phase Shifting Masks Minimizes diffraction effects but complicates mask making R. Waser (ed.), Nanoelectronics and Information Technology, Chapter 9 9

Influence of Substrate Reflections Interference between incident and reflected photon beams can lead to a standing wave pattern in the resist. Reflections can also occur at buried interfaces, thus leading to a dependence of linewidth on buried layer thicknesses. R. Waser (ed.), Nanoelectronics and Information Technology, Chapter 9 Effect of Anti-Reflective Coatings Without Anti-Reflective Coating With Anti-Reflective Coating R. Waser (ed.), Nanoelectronics and Information Technology, Chapter 9 10

Extreme Ultra-violet Lithography (a.k.a., soft x-ray lithography) Developed at Sandia National Laboratory in 1996 EUV source based on a plasma created when a laser is focused on a beam of Xe gas clusters expanding at supersonic speeds λ ~ 10 nm NOTE: At short λ, optical materials are highly absorptive Reflective optics (e.g., Bragg reflectors) Thin, defect-free masks e.g., at λ = 13 nm, reflector consists of 40 layer pairs of Mo and Si with 7 nm periodicity per layer pair G. D. Hutcheson, et al., Scientific American, 290, 76 (2004). 11

Typical EUV Mask R. Waser (ed.), Nanoelectronics and Information Technology, Chapter 9 Depth of focus is less of an issue at short wavelengths high aspect ratio resist profiles are possible with EUV G. Timp, Nanotechnology, Chapter 4 12

Example of resist patterned with EUV lithography: G. Timp, Nanotechnology, Chapter 4 X-Ray Lithography λ = 1 nm BUT resolution = k(λg) 1/2 where g = size of gap between mask and substrate (tends to be 5 40 μm in production) Therefore, resolution = 0.07 0.2 μm for λ = 1 nm However, when contact printing is done in research environments, 30 nm resolution is achievable High aspect ratios are achieved in developed resists 13

Example of resist patterned with x-ray lithography: R. Waser (ed.), Nanoelectronics and Information Technology, Chapter 9 Established Advantages of X-Ray Lithography (1) Large depth of focus (2) Excellent resist profiles (pillars of resist) (3) Large process latitude (4) Linewidth independent of substrate topography or type (5) Relatively immune to low atomic weight contaminants 14

Remaining Disadvantages of X-Ray Lithography (1) 1X mask technology (gold on 1 2 μm thick silicon) Defects, aspect ratio, bending, and heating are problems (2) Source cost and/or complexity (3) Alignment/registration is nontrivial To become a commercial success, x-ray lithography needs: (A)A mask distortion free, inspectable, repairable (B) A resist presently acceptable but could be improved (C) An alignment/registration system (D)An x-ray source acceptable cost and throughput Ion Beam Lithography Typically, liquid metal (e.g., gallium) ions are used Ion projection lithography developed in the late 1970 s Advanced lithography group consortium of industry, government, and universities ALG-1000 20 μm by 20 μm fields at 3X reduction using 150 kev hydrogen ions 0.1 μm resolution 15

Advantages of Ion Beam Lithography (1) Less long range scattering than electrons (2) Ion beams stay near initial trajectory no dose adjustment for different patterns or substrates (3) Can directly write metal lines (focused ion beam) suitable for mask repair Disadvantages of Ion Beam Lithography (1) Ions interact strongly with target causing: (A)Ion mixing (B) Amorphizing crystals (C) Altered optical properties (D)Implanted dopants (E) Sputter etching (2) Ions are highly absorbed (typically within 10 nm) Stencil type masks The center of a ring falls out unless sub-resolution supports are used 16

Electron Beam Lithography Very popular in research environments Used for mask making commercially λ = h/(2me) 1/2 λ = 7.7 pm @ 25 kev Typically, EBL is direct write serial (slow) process Projection EBL systems have been developed e.g., SCALPEL (SCALPEL = Scattering with Angular Limitation Projection Electron-beam Lithography) Advantages of Electron Beam Lithography (1) High resolution down to 5 nm (2) Useful design tool direct write allows for quick pattern changes (no masks are needed) Disadvantages of Electron Beam Lithography (1) Cost (up to $6 10 million for hardware) (2) Direct write has low throughput slow and expensive 17

Projection Electron Beam Lithography Moore s Law for Lithography Cost 18

Microcontact Printing Use a stamp to transfer ink to surface. Can be rolled onto curved surfaces. Nanoimprint Lithography Hot embossing UV curing R. Waser (ed.), Nanoelectronics and Information Technology, Chapter 9 19

Nanoimprint Lithography Patterns ~20 nm pillars ~20 nm holes ~20 nm dots P. R. Krauss, et al., Appl. Phys. Lett., 71, 3174 (1997). Nanosphere Lithography 20

Other Lithographic Approaches Scanning Probe Lithographies - Dip-pen Nanolithography - Field Induced Oxidation - Feedback Controlled Lithography 60 nm FIO 1 nm FCL 21