Thermal Nanoimprinting Basics

Similar documents
Nanoimprinting in Polymers and Applications in Cell Studies. Albert F. YEE Chemical Engineering & Materials Science UC Irvine

Introduction to Micro/Nano Fabrication Techniques. Date: 2015/05/22 Dr. Yi-Chung Tung. Fabrication of Nanomaterials

WP7 JRA2 JRA2 Research on High Precision Manufacturing. Investigation of optimum NIL stamp fabrication method to copy sub-10 nm BCP features

A Deep Silicon RIE Primer Bosch Etching of Deep Structures in Silicon

Processing guidelines

Thin. Smooth. Diamond.

Surface Acoustic Wave fabrication using nanoimprint. Zachary J. Davis, Senior Consultant,

Soft Lithography. Jin-Goo Park. Materials and Chemical Engineering Hanyang University, Ansan. Electronic Materials and Processing Lab.

Dow Corning WL-5150 Photodefinable Spin-On Silicone

AZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process Data Package

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

Chapter 3 Silicon Device Fabrication Technology

Nano-imprinting Lithography Technology І

Regents of the University of California

Step and Flash Imprint Lithography for sub-100nm Patterning

EE C245 ME C218 Introduction to MEMS Design Fall 2011

Lecture 22: Integrated circuit fabrication

Photolithography I ( Part 2 )

Processing Procedures for CYCLOTENE 3000 Series Dry Etch Resins

Micro & nanofabrica,on

NanoSystemsEngineering: NanoNose Final Status, March 2011

Process Flow in Cross Sections

Filling and Planarizing Deep Trenches with Polymeric Material for Through-Silicon Via Technology

BEFORE you can do any resist processing, you must be familiar with the chemicals you will be using, and know and respect the dangers of them.

Fabrication Of Metallic Antenna Arrays Using Nanoimprint Lithography

micro resist technology

Micro/Nano Technology Center University of Louisville. Dry Etch Capabilities. NNCI Etch Workshop May 24-25, 2016

Microcontact Printing Procedures for Adhesive and Conductive Epoxies

Controlled Growth, Patterning and Placement of Carbon Nanotube Thin Films

Positive Photoresists

HBr Etching of Silicon

Processing guidelines. Negative Tone Photoresist Series ma-n 2400

Fabrication Technologies and Instruments. The available fabrication technologies and instruments for fabricating the sub-wavelength

Fabrication Techniques for Thin-Film Silicon Layer Transfer

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Dr. Priyabrat Dash Office: BM-406, Mob: Webpage: MB: 205

Nanofabrication Prof. Stephen Y. Chou NanoStructure Laboratory

EECS130 Integrated Circuit Devices

Cornell NanoScale Facility Dry Etch Capabilities

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

SU Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR:

Isolation Technology. Dr. Lynn Fuller

Micropatterning and casting PEDOT-PSS /DMSO layers

Mold Fabrication for 3D Dual Damascene Imprinting

4/10/2012. Introduction to Microfabrication. Fabrication

Vertically aligned Ni magnetic nanowires fabricated by diblock-copolymer-directed Al thin film anodization

micro resist technology

RIE lag in diffractive optical element etching

Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller

Invited paper. Issues on nanoimprint lithography with a single-layer resist structure. Applied Physics A Materials Science & Processing

Atomic Layer Deposition(ALD)

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

Micro and nano structuring of carbon based materials for micro injection moulding and hot embossing

Introduction to Lithography

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

Drytech Quad Etch Recipes Dr. Lynn Fuller Mike Aquilino Microelectronic Engineering

Creating Greater Capacity on Smaller Spaces

CMOS FABRICATION. n WELL PROCESS

Chapter 2 MOS Fabrication Technology

EXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES

Module 12: Nano Imprint Lithography. Lecture 16: Nano Imprint Lithography 1

Lecture Day 2 Deposition

Procese de depunere in sistemul Plasma Enhanced Chemical Vapor Deposition (PECVD)

EE143 Microfabrication Technology Fall 2009 Homework #2 - Answers

Choi, Jun-Hyuk Korea Institute of Machinery & Materials

Deep Silicon Etching An Enabling Technology for Wireless Systems Segment By Carson Ogilvie and Joel Goodrich Commercial Product Solutions

Via Fill in Small Trenches using Hot Aluminum Process. By Alice Wong

Large Area Functional Surfaces By Roll-to-Roll Nanoimprint Lithography Project: APPOLO

2015 EE410-LOCOS 0.5µm Poly CMOS Process Run Card Lot ID:

Supporting informations

Lab #2 Wafer Cleaning (RCA cleaning)

Reactor wall plasma cleaning processes after InP etching in Cl 2 /CH 4 /Ar ICP discharge

From Vacuum to Atmosphere and back an in-house Process Chain for Different Products

Microwave Plasma Processing

Fabrication Technology

Basic&Laboratory& Materials&Science&and&Engineering& Micro&Electromechanical&Systems&& (MEMS)&

5.8 Diaphragm Uniaxial Optical Accelerometer

SURFACE AND GAS PHASE REACTIONS FOR FLUOROCARBON PLASMA ETCHING OF SiO 2

A new method to fabricate micro-structured products by. using a PMMA mold made by X-ray lithography

Document Version Publisher s PDF, also known as Version of Record (includes final page, issue and volume numbers)

6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term Solution to Problem Set 2 (16 pts)

Fabrication and Layout

Effect of nanoimprinted surface relief on Si and Ge nucleation and ordering

FABRICATION of MOSFETs

Surface micromachining and Process flow part 1

Nonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley

Hybrid BARC approaches for FEOL and BEOL integration

Low-temperature, Simple and Fast Integration Technique of Microfluidic Chips by using a UV-curable Adhesive

A Novel Extrusion Microns Embossing Method of Polymer Film

PARYLENE ENGINEERING. For Longer Lasting Products

Lecture 10: MultiUser MEMS Process (MUMPS)

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

Bilayer, nanoimprint lithography

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Plasma-Enhanced Chemical Vapor Deposition

4. Thermal Oxidation. a) Equipment Atmospheric Furnace

High Rate Deposition of Reactive Oxide Coatings by New Plasma Enhanced Chemical Vapor Deposition Source Technology

Cellulose Nanofiber Composite Substrates for Flexible Electronics

Report 1. B. Starting Wafer Specs Number: 10 Total, 6 Device and 4 Test wafers

Transcription:

Thermal Nanoimprinting Basics Nanoimprinting is a way to replicate nanoscale features on one surface into another, like stamping copies are made by traditional fabrication techniques (optical/ebeam lith) and can be re-used many times. For Nanoscale features, traditional techniques can be expensive and time consuming. Nanoimoprinting allows us to replicate these features over and over again, reducing overall cost for the researcher. Only one expensive master copy needs to be made. Pressure Heat UV light Soft Material Transfer to By Etching

Making a with Nanoscale Features Electron Beam Exposure for nano-scale features Develop EBeam Sensitive resist (PMMA, ZEP) SiO2 (or Cr) layer Silicon (or Quartz) Wafer layer Wafer Reactive Ion Etch layer in CHF3 (for SiO2) or Cl2 (for Cr) Remove Resist RIE Etch Si in Cl2 Or Quartz in CHF3 BHF etch SiO2 (on Si) Or Cr etch (on quartz) Wafer Wafer With our JEOL E-beam writer, we can make features as small as 10 nm. This basically mimics current photomask production techniques

Non-Stick Coating After master formation, the master is often prepared with a non-stick layer to facilitate master removal from the polymer after imprinting. The non-stick layer is a self-assembled monolayer of fluorocarbon monomers. The particular fluorocarbon we use is perfluorodecylytrichlorosilane (FDTS). We use vapor coating in a clean-dry environment process as follows: 1. Use Technics PEII etcher for 2 minutes at 300mT/100W first to activate the silicon surface for reaction with the FDTS. 2. Use Standard FDTS program on the MVD tool for this. 3. Hot plate bake at ~100C for 2 minutes following deposition. 4. H2O Contact Angle ~ 110 Degrees. Vapor Source Silicon Wafer Sealed Chamber Silicon Wafer

Process Flows (Thermal Imprinting) Pressure Heat ( > Tg) Thermoplastic Resin/Resist Intermediate Hard Mask Put in Chamber Intermediate Hard Mask Pressure Heat ( > Tg) should be smaller or of same size as substrate Remove from Chamber And Separate. Intermediate Hard Mask Use razor blade at edge. This is a polymer flow or displacement problem Residual Layer Left: Cannot squeeze out everything

Case 1: Uniformly Distributed Patterns on How much polymer do I need to deposit and how much residual layer is left? This is a volume conservation problem (1 st Order) Area = A z t Imprint Polymer Volume of Polymer V poly = t x A Surface Area Etched = F x A (F = Fill factor) Volume Etched V etched = z x F x A Imprint Process d (d x A) + V etched = V poly d = t F x z t = d + F x z Choose polymer thickness so that 20nm < d < z/4 (20nm + F x z) < t < (z x (F + 0.25)) After imprint, residual layer of thickness d is left d d In general, having d< 20nm is not recommended F ~ 1, d = (t z) << t Pushing away polymer F << 1, d ~ t Polymer fills in hole

Case 2: Non-Uniformly Distributed Patterns on : Etched Area << Imprint Area Area = A t Imprint Polymer Volume of Polymer V poly = t x A Etched Structures, Fill Volume Small Etched Depth = z d d ~ t, independent of Z Choose polymer thickness 20nm < t < z/4 F << 1, d ~ t Polymer fills in Etched structures

Case 3: Non-Uniformly Distributed Patterns on : Etched Area ~ Imprint Area Area = A t Imprint Polymer Volume of Polymer V poly = t x A Etched Area(Black), Fill Volume Large Etched Depth = z F ~ 1, d = (t z) << t Pushing away polymer d 20nm < d ~ t z Choose polymer thickness for 20nm < d ~ z/4 t ~ 1.25 x z

Case 4: Mixed Cases For mixed cases of features, the total volume argument only holds if the polymer is given enough time to flow long distances. This is the most difficult case since Cases 2 and 3 result in very different residual thicknesses. Very low viscosity is required to equilibrate the thickness over large areas. It is better to avoid this condition if possible. UV-cured resists are more suited to the extremely mixed cases. See Scheer, et. al. Microelectronic Engineering 56 (2001) 311 332, 2001 for a thorough description of this

Process Flows (Thermal Imprinting) What material and process parameters affect flow? WLF Equation: log(t/t o ) = log(h/h o ) = -C1(T-T g )/(C2 + T-T g ), T g = glass transition temp Time response depends on viscosity, glass transition temp. At T-T g, viscosity ~ 1e12 Pa s for all polymers At T = 100 K + T g, decrease by factor of 1e11!! What about actual rate of filling. V(t) ~ p eff h(t) 3 /(hr eff2 ), v = vertical imprint velocity, h=actual polymer height R eff = effective stamp dimension, p eff = effective pressure P eff depends on local contact area and applied force R eff depends on how large the effective contact area is R eff is quadratic dependence, h is cubic, p eff is linear All after Ref. 1, Scheer, et. al. Microelectronic Engineering 56 (2001) 311 332, 2001

temp. (C ) / pressure (psi.) Process Flows (Thermal Imprinting) 300nm NX-1010 on Si 300nm NX-1010 on PECVD Si02 (250nm) 130/300 140/350 Incomplete Filling 120/250 Incomplete Filling 130/300 0.5 1 1 3 time (min) For complete filling of large and small features, need to increase pressure*time*temp Underlying materials make some difference (flow properties change surface tension)

Process Flows (Thermal Imprinting) Residual Layer Removal: 1. RIE#5, O2, 20sccm, 10mT, 100W : Rate is ~110nm/min. 2. Panasonic2, O2, 50sccm, 2 Pa, 50W ICP, 25W Sample : Rate is ~100nm/min Remove Polymer w/solvent Or O2 plasma O2 RIE for Residual Layer Removal CHF3, CF4, SF6, or Cl2 for Hard mask etch Intermediate Hard Mask ER Hard Mask > ER Polymer Cl2 or F-based RIE into ER > ER Hardmask Chemically Strip Hard Mask Now have Inverse Duplicate of

Some Materials Considerations Imprint Resist: Material: PMMA very inexpensive. Tg high. Processes often need 180-200C, 600psi Separation of master/substrate more difficult. Nanonex resists. Tg lower. Designed for imprint. 140C, 300psi to start. mri-2000 series. Process similar to Nanonex, 150C, 350psi to start. Silicon: cheap, good for thermal imprinting and for soft-lithography Substrate material Coefficient of Thermal Expansion (CTE): If Substrate and have large CTE difference, can have issues with separation. Hard-mask intermediate layers: SiO2 : SiO2 to polymer etch ratio 1.5:1 for CHF3 based etch. Si: SiO2 etch ratio in Cl2 etching 10:1. Cl2 based etch Cr: polymer to Cr etch ratio only 0.5:1, maybe as high as 1:1 Cl2/O2 etch Cr:SiO2 etch ratio > 10:1 for fluorine-based etch.

Imprinting Process for Nanonex System Spin coat polymer or other imprint material onto wafer. Bake polymer or material to drive out solvents. Place the treated mold onto the polymer coated wafer. Place in machine. Machine schematic and picture is below. See tool page for tool operating procedures Run process for a set pressure, temperature, and time. Remove samples and release the master Sealed Silicone Pocket High Pressure Nitrogen Heat Lamps Vacuum Nanonex NX-2000 Using Air Pressure Guarantees Pressure Uniformity

Some Pictures of Results