Nano structural properties of Al 2 O 3 /SiO 2 /Si in Integrated electronic Systems

Similar documents
Oxide Growth. 1. Introduction

Morphology of Thin Aluminum Film Grown by DC Magnetron Sputtering onto SiO 2 on Si(100) Substrate

Review Literature for Mosfet Devices Using High- K

The Relation of Temperature Distribution on Silicon Wafer with Furnace Temperature and Gas Flow During Thermal Dry Oxidation Process

Lecture 4. Oxidation (applies to Si and SiC only) Reading: Chapter 4

Anomaly of Film Porosity Dependence on Deposition Rate

Cathodoluminescence measurements of suboxide band-tail and Si dangling bond states at ultrathin Si SiO 2 interfaces

THERMAL OXIDATION - Chapter 6 Basic Concepts

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications

METAL OXIDE SEMICONDUCTOR (MOS) DEVICES. Term Paper Topic: Hafnium-based High-K Gate Dielectrics

Growth of aluminum oxide thin lms on Cobalt : an AES and AFM study

Semiconductor Technology

Effect of Pt on agglomeration and Ge outdiffusion in Ni(Pt) germanosilicide

Formation of and Light Emission from Si nanocrystals Embedded in Amorphous Silicon Oxides

Schottky Tunnel Contacts for Efficient Coupling of Photovoltaics and Catalysts

State of the art quality of a GeOx interfacial passivation layer formed on Ge(001)

O2 Plasma Damage and Dielectric Recoveries to Patterned CDO Low-k Dielectrics

Correlation Between Energy Gap and Defect Formation of Al Doped Zinc Oxide on Carbon Doped Silicon Oxide

Fabrication Technology

Development of Low Temperature Oxidation Process Using Ozone For VlSI

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

A New Liquid Precursor for Pure Ruthenium Depositions. J. Gatineau, C. Dussarrat

Project III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS

RHEED AND XPS STUDIES OF THE DECOMPOSITION OF SILICON DIOXIDE BY THE BOMBARDMENT OF METAL IONS

Nagatsuta, Midori-ku, Yokohama , Japan. Technology, 4259-S2-20 Nagatsuta, Midori-ku, Yokohama , Japan

High Temperature Oxygen Out-Diffusion from the Interfacial SiOx Bond Layer in Direct Silicon Bonded (DSB) Substrates

Properties of TiN thin films grown on SiO 2 by reactive HiPIMS

Materials Characterization

Visualization and Control of Particulate Contamination Phenomena in a Plasma Enhanced CVD Reactor

Hei Wong.

Chapter 3 Silicon Device Fabrication Technology

FABRICATION of MOSFETs

Interface Structure and Charge Trapping in HfO 2 -based MOSFETS

Effect of nanoimprinted surface relief on Si and Ge nucleation and ordering

FAST AND SLOW-STATE TRAPS AT THE MOSFET OXIDE INTERFACE WITH A TEMPERATURE DEPENDENT C-V METHOD.

Journal of Chemical and Pharmaceutical Research, 2017, 9(1): Research Article

Design of Higher-k and More Stable Rare Earth Oxides as Gate Dielectrics for Advanced CMOS Devices

High-Resolution, Electrohydrodynamic Inkjet Printing of Stretchable, Metal Oxide Semiconductor Transistors with High Performances

Supporting Information. Flexible, Low-Power Thin-Film Transistors (TFTs) Made of Vapor-Phase. Synthesized High-k, Ultrathin Polymer Gate Dielectrics

MOS Front-End. Field effect transistor

Silicon Wafer Processing PAKAGING AND TEST

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Application of ultra-thin aluminum oxide etch mask made by atomic layer deposition technique

Evaluation of silicon nitride and silicon carbide as efficient polysilicon grain-growth inhibitors

Growth of Y 2 O 3 and HfO 2 as Single Compounds and as Nanolaminates on Si using Atomic Layer Deposition Adam Kueltzo

Impurity free vacancy disordering of InGaAs quantum dots

EFFECT OF GROWTH TEMPERATURE ON THE CATALYST-FREE GROWTH OF LONG SILICON NANOWIRES USING RADIO FREQUENCY MAGNETRON SPUTTERING

KGC SCIENTIFIC Making of a Chip

Effect of external gettering with porous silicon on the electrical properties of Metal-Oxide-Silicon devices

MOLYBDENUM AS A GATE ELECTRODE FOR DEEP SUB-MICRON CMOS TECHNOLOGY

Thermal Evaporation. Theory


Metallization deposition and etching. Material mainly taken from Campbell, UCCS

MOS Gate Dielectrics. Outline

Radiation Tolerant Isolation Technology

From microelectronics down to nanotechnology.

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Structural and Optical Properties of Aluminium Antimonide Thin Films Deposited By Thermal Evaporation Method

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

Is Now Part of To learn more about ON Semiconductor, please visit our website at

MARORA A Plasma Selective-oxidation Apparatus for Metal-gate Devices

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Supplementary Figure S1 Crystal structure of the conducting filaments in sputtered SiO 2

In-Situ Low-Angle Cross Sectioning: Bevel Slope Flattening due to Self-Alignment Effects

Growth Of TiO 2 Films By RF Magnetron Sputtering Studies On The Structural And Optical Properties

1. Introduction. What is implantation? Advantages

PARAMETER EFFECTS FOR THE GROWTH OF THIN POROUS ANODIC ALUMINUM OXIDES

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

Nanosilicon single-electron transistors and memory

Boron Diffusion and Silicon Self-Interstitial Recycling between SiGeC layers

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

Chapter 2 MOS Fabrication Technology

LEAKAGE CURRENT REDUCTION OF MOS CAPACITOR INDUCED BY RAPID THERMAL PROCESSING

Large-Grain Polysilicon Films with Low Intragranular Defect Density by Low- Temperature Solid-Phase Crystallization

Electrical Properties of Ultra Shallow p Junction on n type Si Wafer Using Decaborane Ion Implantation

VLSI Digital Systems Design

Excimer Laser Annealing of Hydrogen Modulation Doped a-si Film

Section 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey

Thermal Annealing Effects on the Thermoelectric and Optical Properties of SiO 2 /SiO 2 +Au Multilayer Thin Films

NON-PLANAR SILICON OXIDATION: AN EXTENSION OF THE DEAL-GROVE MODEL BRIAN D. LEMME. B.S., University of Nebraska-Lincoln, 2000 A REPORT

Enhanced Thermal Conductivity of Polyimide Films via a Hybrid of Micro- and Nano-Sized Boron Nitride

EECS130 Integrated Circuit Devices

The influence of the internal microstructure on the surface parameters of polycrystalline thin films

An XPS and Atomic Force Microscopy Study of the Micro-Wetting Behavior of Water on Pure Chromium* 1

Amorphous Oxide Transistor Electrokinetic Reflective Display on Flexible Glass

Ultrathin Nanosheets of Feroxyhyte: A New Two-dimensional. Hefei National Laboratory for Physical Sciences at Microscale,

Characterization of Polycrystalline SiC Films Grown by HW-CVD using Silicon Tetrafluoride

High Transmittance Ti doped ITO Transparent Conducting Layer Applying to UV-LED. Y. H. Lin and C. Y. Liu

Annual Meeting. North Carolina State University Dr. Veena Misra. January 17 19, 2017 December

Activation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon Films by Heat Treatment at 250 C

Plasma-Enhanced Chemical Vapor Deposition

Etching Mask Properties of Diamond-Like Carbon Films

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

SUPPLEMENTARY INFORMATION

Lecture Day 2 Deposition

Selective atomic layer deposition of zirconium oxide on copper patterned silicon substrate

ION-IMPLANTED PHOTORESIST STRIPPING USING SUPERCRITICAL CARBON DIOXIDE

Cu(In,Ga)Se 2 FILM FORMATION FROM SELENIZATION OF MIXED METAL/METAL-SELENIDE PRECURSORS

Transcription:

International Journal of ChemTech Research CODEN( USA): IJCRGG ISSN : 0974-4290 Vol. 3, No.3, pp 1681-1685, July-Sept 2011 Nano structural properties of Al 2 O 3 /SiO 2 /Si in Integrated electronic Systems M. Roodbari*, M. Rezaee and N. Shahtahmasbi Department of Physics, Ferdowsi university of Mashhad, Mashhad, Iran *Corres.author: mana_shahmiri@yahoo.com Abstract: In ultra thin silicon oxide, increasing leakage currents and gate oxide degradation impose a practical limit for ultra thin oxide to be a scaleable gate dielectric in the next CMOS (complimentary metal-oxidegenerations. To counter the tunneling, alternative dielectrics with higher permittivity than silicon )semiconductor oxide may be used, as their equivalent oxide thickness may be smaller, in proportion to the permittivity ratio. These issues have led to a search for other possible substitutes for SiO 2 with higher dielectric constants and higher electrical quality. Al 2 O 3 is one of the superior candidates in consideration of the high dielectric constant. It exhibits several properties superior to those of conventional thermal O 2 oxides (SiO 2 ), the more important being suppression of boron penetration from the poly-si gate. It has excellent protective action against diffusion and corrosion. The pure ultra thin aluminum oxide onto silicon oxide films have therefore been grown and studied on Si(111) in furnaces and studied by AES, SAM and AFM techniques. One result shows that the Al 2 O 3 film growth is self limiting, but differing from the self limiting growth of oxide under isothermal conditions, which both have half Sigmoid- like behavior. In general, the present work deals with the physical and chemical properties of Al 2 O 3 film surfaces and interfaces of silicon and how these systems interact with e.g. adsorbing oxygen atoms. Keywords: Thin film, Nanostructure, Al 2 O 3 and surface sensitive technique. Introduction: The development of microelectronics has entered the nanometric range due to the continuous shrinking of electronics device dimensions. The oxide of silicon is a uniquely critical material within silicon semiconductor technology, in that it is a major component for MOS and MIS (I: Insulator) devices. It has therefore become crucially important to study the properties and behavior of ultra thin oxides (UTO) as well as aluminum oxide on Si. This vital role of very thin dielectrics has been the motivation for characterizing and modeling of the oxidation of silicon and aluminum in the thin and ultrathin film regimes. Progress in this area will probably be based both on firm experimental results and on some modeling of steps to bridge over lacking experimental details.there are important concerns about growing the amorphous and thinnest possible aluminum oxide layers, to optimal control of the process, to stop it at a given thickness of film and to understand the dynamics of the process steps and the resulting chemical structure.the efforts concern oxidizing them followed or paralleled by various ways to achieve films growth. In the dry thermal oxidation process with Si the growth rate of the initial parts of the reaction is currently modeled with additional terms [1-5], besides the usual linear - parabolic dependence on time.

M.Roodbari et al /Int.J. ChemTech Res.2011,3(3) 1682 Several phenomenological models have been proposed to account for this faster initial growth. Reviews of the models can be found elsewhere [5 and references therein]. Among them, Massoud et al. [ 6, 7] added an exponential term to the Deal- Grove model [8] to improve it. Thermal oxidation is the most common, and also the simplest way, to produce silicon dioxide layers. However, due to limitations in the present processing set- ups, these methods do not produce aluminum oxides less than 3 nm thick. A self-limiting growth phase is discovered. It follows a Boltzmann-like (sigmoidal) thickness vs time behavior. In our forthcoming paper, this mechanism will be explained within a model where both diffusion and reaction occur in discrete cells and with Si, Al and O 2 treated as moving and reacting species for the very thin films. Experimental Procedures and details The silicon samples in 3 cm x1 cm size were introduced in the furnace after a rinse with ethanol in an ultrasonic bath. A quartz furnace connected to a gas flow system has been used for the growth of oxide layers. The silicon samples are preheated in air to 1020 0 C for 10 minutes at a pressure of one atmosphere to remove the native oxide layer. Following this step, dry oxygen has been allowed into the furnace at one atmosphere pressure and evaporated aluminum wire (which is kept with thallium holder, allow passing current through Al wire), has then been allowed into the quartz furnace. The temperature range was between 500-900 0 C for different exposure times. The quartz tube exhaust was connected to a water container through a hose1. A huge peak of oxygen is part of the Al 2 O 3 growth as shown in Fig. 1 under this conditions. In addition to that, Ar which is necessary to remove native oxide is used which is the other reason for cleaning in Al 2 O 3 nanostructures. The oxidized samples were then immediately transferred to a Auger Electron Spectrometer and SAM in order to evaluate the film uniformity, interface structure and film thickness. The figures indicate that the region between the oxide, aluminum and the silicon substrate is not very sharp. Oxygen, aluminum intensities gradually increases from the bulk stoichiometric SiO 2 and nearly vanishes at the interface (see figure 2). Figure 1- Auger spectra of oxygen at 500 0 C in Si(111) (Oxygen exposing time: 5, 15, 20 and 30 min).

M.Roodbari et al /Int.J. ChemTech Res.2011,3(3) 1683 Figure 2- SAM spectrum of aluminum oxide film on silicon dioxide ( substrate is Si(111)). Figure 3 - A self limiting growth of film. The film thickness has been found with using intensity ratio of silicon, oxygen and aluminum and their mean free path through the film and substrate as addressed in [2]. AFM and AES techniques are analytical and surface sensitive techniques for measuring Al 2 O 3 thickness and film morphology on films, respectively. The thickness of the Al 2 O 3 layers as a function of growth time are shown in figure 3. It is clear that the initial growth is the linear growth kinetics with oxidation time and an initially enhanced growth rate. These results, shown in figure 3, are different from the reported data in [9-15]. In parallel to the AES experiments, AFM has been used to study how the aluminum and oxygen atoms are rearranged on the silicon oxide onto Si(111), ( see figure 4). The substrates are kept at a temperature of 500 0 C. After the first, short exposure, 20 minutes oxygen and evaporated Al atoms on the film surface indicating a change of the surface reconstruction. The following larger exposures, 60 minutes oxygen and evaporated Al, change the structure of the entire spectrum (figure 5).

M.Roodbari et al /Int.J. ChemTech Res.2011,3(3) 1684 Figure 4 - AFM image of aluminum oxide on silicon dioxide film which has been grown on Si(111) substrate at 500 0 C, and 20 minutes oxygen and evaporated Al. Figure 5 - AFM image of aluminum oxide on silicon dioxide film which has been grown on Si(111) substrate at 500 0 C and 60 minutes oxygen and evaporated Al. Discussion There are some reasons why atoms on the film surface are scattered on the silicon substrate and after exposing more oxygen atoms could come close together to produce a film. In fact, as the reacted volume occupies more of the sample, atomic oxygen has an increasingly more difficult transport from a cell to the other cell (like in the diffusion limit) and the O 2 recombination probability to form Al O Si bonds, which also prevents atomic oxygen to fill up the (larger) volume. The transport (ballistic or sub diffusion) is apparently enhanced with oxygen exposure, and even if the recombination rate is also likely to be enhanced, the balance apparently is favoring a higher Al - O with higher exposures, for comparable thickness of aluminum oxide film. One can conclude that there are significant qualitative differences for exposing oxygen and evaporated Al time, which have been still more details and will be discussed in the next future. The spectral region around the main Si lines is also affected by these exposures, and the atomic rearrangement on the silicon

M.Roodbari et al /Int.J. ChemTech Res.2011,3(3) 1685 surfaces have been changed after the highest doses employed (not shown here). These figures clearly show that the process gave rise to unwanted Si- O bonds, instead of desirable Al- O- Si bonds. Thus, we have to find how these bonds should be removed; otherwise the question of whether the Al- Si bonds are as suggested by the authors of ref [14-15] cannot be answered on the basis of our experiments. Conclusion: The important issues which are threatening the use of ultra thin (<1-2 nm) oxides of the silicon, are: quantum- mechanical tunneling of carriers through the thin gate oxide, from source to drain, and from drain to the body of the MOSFET channel and this gate oxide degradation imposes practical limits on ultrathin silicon oxide as a gate dielectric of future CMOS device. As stated above, Al 2 O 3 is discussed in detail and it is suggested that it could be a good gate dielectric to replace silicon oxide. Some issues such as reports about a low electrical quality at the aluminum oxide / silicon dioxide/ silicon interfaces and unsaturated bonds in the Al 2 O 3 limit it to be introduced as a good gate dielectric, meaning we have to study their interfaces with some other techniques such as Tunneling Electron Microscopy (TEM) technique. We presently believe that the isothermal, self limiting aluminum oxide which leads to films less than three.nm thick is a sub diffusion process. In summary, much of the progress in nanotechnology has been achieved in the electronic industry to find a suitable gate dielectric in future CMOS components. So successful is in that now research is following the initiatives of industry and research funding seems to be totally directed by the trend presented in the present work. With these findings it is strongly suggested that the uniform amorphous aluminum oxide films grown at 500 0 C should be tested as obvious candidates for replacing SiO 2 in the next generation of CMOS components in CPU chips. References [1] W. R. Fahrner, Nanotechnology and Nano electronics, Springer, ISBN 3-540- 22452-1 (2004). [2] S. G. Pandalai, Recent research developments in Applied physics, Transworld research network, (2002). [3]P. Morgen, A. Bahari, and K. Pedersen, Characterization of nano scaled materials; Nanostructured, Springer, (2006) [4 ] I. J. R. Baumvol, F. C. Stedile, J. J. Ganem, I. Trimaille, and S. Rigo, J. E lectrochem. Soc. 143, (1996) 1426. [5] G. Lucovsky, IBM. RES. DEVELOP, 43, 301 (1999) [6] H. Z. Massoud, J. D. Plummer and E. A. Irene, J. Electrochem. Soc., 132, (1985) 2693. [7] H. Z. Massoud, J. D. Plummer and E. A. Irene, J. Electrochem. Soc., 132, 2685 (2005) [8] B. E. Deal and A. S. Grove, J. Appl. Phys., 36, (1965) 3770. [9] C. Krzeminski, FRENDTECH Consortium, ISEN/IEMN www.iisb.fraunhofer.de, (2003). [10] R. M. C de Almedia, S. Goncalves, I. J. R. Baumvol, F. C. Stedile, Phy. Rev. B 61, (2010) 12992. [11] Dimitrijer and Harrison, J. Appl. Phys. 80, (1996) 2467. [12]E. P. Gusev, H. C. Lu, T. Gustafsson, E. Garfunkel, M. L. Green, and D. B rasen, J. A ppl. Phys. 82, (2007) 896. [13] J. W. Kim, H. W. Yeom, Phys. Rev. B, 67, (2003) 035304. [14]M. Christensen and J. B. Pedersen, J. chem. physics, 119, (2003) 5171. [15] X. Shi, M. Shriver, Z. Zhang, T. Higman and S. A. Campbell, J. Vac. Sci. Technol. A, 22, (2009) 1146. *****