Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

Similar documents
ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

Fabrication and Layout

Fabrication Technology

Chapter 3 Silicon Device Fabrication Technology

Chapter 2 MOS Fabrication Technology

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

EECS130 Integrated Circuit Devices

VLSI Digital Systems Design

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Silicon Manufacturing

EE 434 Lecture 9. IC Fabrication Technology

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

CMOS FABRICATION. n WELL PROCESS

Semiconductor Device Fabrication

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

VLSI Technology. By: Ajay Kumar Gautam

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

FABRICATION of MOSFETs

Lecture 22: Integrated circuit fabrication

PROCESSING OF INTEGRATED CIRCUITS

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

EEC 118 Lecture #5: MOS Fabrication. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Process Flow in Cross Sections

Semiconductor Technology

Lab #2 Wafer Cleaning (RCA cleaning)

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Silicon Wafer Processing PAKAGING AND TEST

Surface micromachining and Process flow part 1

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

Fabrication and Layout

KGC SCIENTIFIC Making of a Chip

Today s agenda (19-JAN-2010)

Isolation Technology. Dr. Lynn Fuller

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

Dr. Priyabrat Dash Office: BM-406, Mob: Webpage: MB: 205

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

Lecture Day 2 Deposition

Process Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow

Chapter 2 Problems. The CMOS technology we need to realize is shown below, from Figure 1-34 in the text. S P + N P + N WELL P +

Atomic Layer Deposition(ALD)

6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term Solution to Problem Set 2 (16 pts)

Temperature Scales. Questions. Temperature Conversions 7/21/2010. EE580 Solar Cells Todd J. Kaiser. Thermally Activated Processes

VLSI Systems and Computer Architecture Lab

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

Surface Micromachining

PHYSICAL ELECTRONICS(ECE3540) Brook Abegaz, Tennessee Technological University, Fall 2013

CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3. Crystal Structure z a

Introduction to Micro/Nano Fabrication Techniques. Date: 2015/05/22 Dr. Yi-Chung Tung. Fabrication of Nanomaterials

Plasma-Enhanced Chemical Vapor Deposition

CHAPTER 1 HOW SEMICONDUCTOR CHIPS ARE MADE

ME 189 Microsystems Design and Manufacture. Chapter 9. Micromanufacturing

4/10/2012. Introduction to Microfabrication. Fabrication

EE 330 Fall Ruden Michael. Al Kaabi Humaid. Archer Tyler. Hafeez Mustafa. Mullen Taylor. Thedens Peter. Cao Khoi.

Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,

Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference

Introduction to Lithography

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material

EE C245 ME C218 Introduction to MEMS Design Fall 2011

Isolation of elements

5.8 Diaphragm Uniaxial Optical Accelerometer

EE 560 FABRICATION OF MOS CIRCUITS. Kenneth R. Laker, University of Pennsylvania

Thermal Evaporation. Theory

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology

Report 1. B. Starting Wafer Specs Number: 10 Total, 6 Device and 4 Test wafers

How To Write A Flowchart

Modeling of Local Oxidation Processes

Regents of the University of California

Etching Mask Properties of Diamond-Like Carbon Films

Lecture 2. Fabrication and Layout

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1

There are basically two approaches for bulk micromachining of. silicon, wet and dry. Wet bulk micromachining is usually carried out

Bulk MEMS Fabrication Blog 2017 Dr. Lynn Fuller, Casey Gonta, Patsy Cadareanu

COMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

CMOS Manufacturing process. Circuit designer. Design rule set. Process engineer. Set of optical masks. Fabrication process.

3. Overview of Microfabrication Techniques

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

CMOS Manufacturing Process

LANDOLT-BÖRNSTEIN. Zahlenwerte und Funktionen aus Naturwissenschaften und Technik. Neue Serie. Gesamtherausgabe: K.-H. Hellwege O.

Cambridge University Press A Guide to Hands-on MEMS Design and Prototyping Joel A. Kubby Excerpt More information.

Ultra High Barrier Coatings by PECVD

2015 EE410-LOCOS 0.5µm Poly CMOS Process Run Card Lot ID:

Linear Plasma Sources for Surface Modification and Deposition for Large Area Coating

Via Fill in Small Trenches using Hot Aluminum Process. By Alice Wong

Manufacturing Process

A New High-k Transistor Technology Implemented in Accordance with the 55nm Design Rule Process

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

Interconnects OUTLINE

BASICS OF MANUFACTURING INTEGRATED CIRCUITS

Silicon Microfabrication Part 2

Overview. Silicon Microfabrication Part 2. Introduction to BioMEMS & Medical Microdevices

1. Introduction. What is implantation? Advantages

THERMAL OXIDATION - Chapter 6 Basic Concepts

EE-612: Lecture 28: Overview of SOI Technology

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

Transcription:

Fabrication Process Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation 1

Fabrication- CMOS Process Starting Material Preparation 1. Produce Metallurgical Grade Silicon (MGS) SiO 2 (sand) + C in Arc Furnace Si- liquid 98% pure 2. Produce Electronic Grade Silicon (EGS) HCl + Si (MGS) Successive purification by distillation Chemical Vapor Deposition (CVD) 2

Fabrication: Crystal Growth Czochralski Method Basic idea: dip seed crystal into liquid pool Slowly pull out at a rate of 0.5mm/min controlled amount of impurities added to melt Speed of rotation and pulling rate determine diameter of the ingot Ingot- 1to 2 meter long Diameter: 4, 6, 8 3

Fabrication: Wafering Finish ingot to precise diameter Mill flats Cut wafers by diamond saw: Typical thickness 0.5mm Polish to give optically flat surface 4

Fabrication: Oxidation Silicon Dioxide has several uses: - mask against implant Pump or diffusion - device isolation - gate oxide - isolation between layers Quartz Tube Wafers Quartz Carrier O 2 or Water Vapor SiO2 could be thermally generated or through CVD Oxidation consumes silicon Resistance Heater Wet or dry oxidation 5

Fabrication: Diffusion Simultaneous creation of p-n junction over the entire surface of wafer Doesn t offer precise control Good for heavy doping, deep junctions Two steps: Pre-deposition Dopant mixed with inert gas introduced in to a furnace at 1000 o C. Atoms diffuse in a thin layer of Si surface Drive-in Wafers heated without dopant Dopant Gas Temp: 1000 Resistance Heater wafers 6

Fabrication: Ion Implantation Precise control of dopant Good for shallow junctions and threshold adjust Dopant gas ionized and accelerated Ions strike silicon surface at high speed Depth of lodging is determined by accelerating field 7

Fabrication: Deposition Used to form thin film of Polysilicon, Silicon dioxide, Silicon Nitride, Al. Applications: Polysilicon, interlayer oxide, LOCOS, metal. Common technique: Low Pressure Chemical Vapor Deposition (CVD). Pump 0.1-1 Torr Loader Reactant SiO2 and Polysilicon deposition at 300 to 1000 o C. Aluminum deposition at lower temperature- different technique 8

Fabrication: Metallization Standard material is Aluminum Low contact resistance to p-type and n-type When deposited on SiO 2, Al 2 O 3 is formed: good adhesive All wafer covered with Al Deposition techniques: Vacuum Evaporation Electron Beam Evaporation RF Sputtering Other materials used in conjunction with or replacement to Al 9

Fabrication: Etching Wet Etching Etchants: hydrofluoric acid (HF), mixture of nitric acid and HF Good selectivity Problem: - under cut - acid waste disposal Dry Etching Physical bombardment with atoms or ions good for small geometries. Various types exists such as: Planar Plasma Etching Reactive Ion Etching Plasma RF Reactive species 10

Fabrication: Lithography Mask making Most critical part of lithography is conversion from layout to master mask Masking plate has opaque geometrical shapes corresponding to the area on the wafer surface where certain photochemical reactions have to be prevented or taken place. Masks uses photographic emulsion or hard surface Two types: dark field or clear field Maskmaking: optical or e-beam 11

Lithography: Mask Optical Mask Technique making 1. Prepare Reticle Use projection like system: -Precise movable stage -Aperture of precisely rectangular size and angular orientation -Computer controlled UV light source directed to photographic plate After flashing, plate is developed yielding reticle 12

Fabrication: Lithography Printing Step & Repeat Printing 13

Lithography: Mask making Electron Beam Technique Main problem with optical technique: light diffraction System resembles a scanning electron microscope + beam blanking and computer controlled deflection 14

Patterning/ Printing Process of transferring mask features to surface of the silicon wafer. Optical or Electron-beam Photo-resist material (negative or positive):synthetic rubber or polymer upon exposure to light becomes insoluble ( negative ) or volatile (positive) Developer: typically organic solvant-e.g. Xylen A common step in many processes is the creation and selective removal of Silicon Dioxide 15

Patterning: Pwell mask 16

Patterning/ Printing SiO2 substrate 17

Fabrication Steps Inspect, measure Etch Post bake Strip resist Develop, rinse, dry Printer align expose mask Deposit or grow layer Pre-bake Apply PR 18

Fabrication Steps 19

Fabrication Steps: P- well Process VDD P+ Diffusion P well Vin P+ Vo n+ n+ p+ p+ p+ Substrate n-type n+ n+ P well 20

Fabrication Steps: P- well Process VDD P+ Diffusion P well Vin P+ Vo n+ n+ p+ p+ p+ Substrate n-type n+ n+ P well 21

Fabrication Steps n+ n+ P well p+ p+ n+ P well n+ p+ p+ Substrate n-type 22

Fabrication Steps Oxidation oxide Substrate n-type Patterning of P-well mask Substrate n-type 23

Fabrication Steps Diffusion: p dopant, Removal of Oxide P-well Si 3 N 4 Deposit Silicon Nitride P-well 24

Fabrication Steps Patterning: Diffusion (active) mask P-well substrate Oxidation FOX FOX FOX substrate 25