The Physical Structure (NMOS)

Similar documents
Fabrication and Layout

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

Fabrication Technology

Chapter 2 MOS Fabrication Technology

Chapter 3 Silicon Device Fabrication Technology

EECS130 Integrated Circuit Devices

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

VLSI Digital Systems Design

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

EE 434 Lecture 9. IC Fabrication Technology

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

VLSI Technology. By: Ajay Kumar Gautam

FABRICATION of MOSFETs

CMOS FABRICATION. n WELL PROCESS

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Silicon Manufacturing

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

Semiconductor Device Fabrication

Lecture 22: Integrated circuit fabrication

PROCESSING OF INTEGRATED CIRCUITS

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

EEC 118 Lecture #5: MOS Fabrication. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Process Flow in Cross Sections

Fabrication and Layout

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Lab #2 Wafer Cleaning (RCA cleaning)

Semiconductor Technology

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

Silicon Wafer Processing PAKAGING AND TEST

Surface micromachining and Process flow part 1

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

VLSI Systems and Computer Architecture Lab

Surface Micromachining

Process Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow

Chapter 2 Problems. The CMOS technology we need to realize is shown below, from Figure 1-34 in the text. S P + N P + N WELL P +

KGC SCIENTIFIC Making of a Chip

Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,

EE C245 ME C218 Introduction to MEMS Design Fall 2011

6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term Solution to Problem Set 2 (16 pts)

Lecture Day 2 Deposition

EE 560 FABRICATION OF MOS CIRCUITS. Kenneth R. Laker, University of Pennsylvania

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material

PHYSICAL ELECTRONICS(ECE3540) Brook Abegaz, Tennessee Technological University, Fall 2013

Today s agenda (19-JAN-2010)

Isolation Technology. Dr. Lynn Fuller

EE 330 Fall Ruden Michael. Al Kaabi Humaid. Archer Tyler. Hafeez Mustafa. Mullen Taylor. Thedens Peter. Cao Khoi.

Dr. Priyabrat Dash Office: BM-406, Mob: Webpage: MB: 205

CHAPTER 1 HOW SEMICONDUCTOR CHIPS ARE MADE

Atomic Layer Deposition(ALD)

Temperature Scales. Questions. Temperature Conversions 7/21/2010. EE580 Solar Cells Todd J. Kaiser. Thermally Activated Processes

Lecture 2. Fabrication and Layout

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1

4/10/2012. Introduction to Microfabrication. Fabrication

Isolation of elements

CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3. Crystal Structure z a

Plasma-Enhanced Chemical Vapor Deposition

Introduction to Micro/Nano Fabrication Techniques. Date: 2015/05/22 Dr. Yi-Chung Tung. Fabrication of Nanomaterials

How To Write A Flowchart

ME 189 Microsystems Design and Manufacture. Chapter 9. Micromanufacturing

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology

Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference

Introduction to Lithography

Thermal Evaporation. Theory

Modeling of Local Oxidation Processes

Regents of the University of California

3. Overview of Microfabrication Techniques

5.8 Diaphragm Uniaxial Optical Accelerometer

COMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING

Report 1. B. Starting Wafer Specs Number: 10 Total, 6 Device and 4 Test wafers

CMOS Manufacturing process. Circuit designer. Design rule set. Process engineer. Set of optical masks. Fabrication process.

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

Cambridge University Press A Guide to Hands-on MEMS Design and Prototyping Joel A. Kubby Excerpt More information.

There are basically two approaches for bulk micromachining of. silicon, wet and dry. Wet bulk micromachining is usually carried out

Manufacturing Process

2015 EE410-LOCOS 0.5µm Poly CMOS Process Run Card Lot ID:

MOS Front-End. Field effect transistor

CMOS Manufacturing Process

Etching Mask Properties of Diamond-Like Carbon Films

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Lecture 7 CMOS MEMS. CMOS MEMS Processes. CMOS MEMS Processes. Why CMOS-MEMS? Agenda: CMOS MEMS: Fabrication. MEMS structures can be made

Radiation Tolerant Isolation Technology

Via Fill in Small Trenches using Hot Aluminum Process. By Alice Wong

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

Bulk MEMS Fabrication Blog 2017 Dr. Lynn Fuller, Casey Gonta, Patsy Cadareanu

LANDOLT-BÖRNSTEIN. Zahlenwerte und Funktionen aus Naturwissenschaften und Technik. Neue Serie. Gesamtherausgabe: K.-H. Hellwege O.

THERMAL OXIDATION - Chapter 6 Basic Concepts

National Semiconductor LM2672 Simple Switcher Voltage Regulator

Ultra High Barrier Coatings by PECVD

Linear Plasma Sources for Surface Modification and Deposition for Large Area Coating

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

Gaetano L Episcopo. Introduction to MEMS

A New High-k Transistor Technology Implemented in Accordance with the 55nm Design Rule Process

Transcription:

The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1

3D Perspective 2

3

Fabrication Process Crystal Growth Doping / Diffusion Deposition Patterning Lithography Oxidation Ion Implementation 4

Fabrication- CMOS Process Starting Material Preparation 1. Produce Metallurgical Grade Silicon (MGS) SiO 2 (sand) + C in Arc Furnace Si- liquid 98% pure 2. Produce Electronic Grade Silicon (EGS) HCl + Si (MGS) Successive purification by distillation Chemical Vapor Deposition (CVD) 5

Fabrication: Crystal Growth Czochralski Method Basic idea: dip seed crystal into liquid pool Slowly pull out at a rate of 0.5mm/min controlled amount of impurities added to melt Speed of rotation and pulling rate determine diameter of the ingot Ingot- 1to 2 meter long Diameter: 4, 6, 8 6

Fabrication: Wafering Finish ingot to precise diameter Mill flats Cut wafers by diamond saw: Typical thickness 0.5mm Polish to give optically flat surface 7

Fabrication: Oxidation Silicon Dioxide has several uses: - mask against implant or diffusion - device isolation - gate oxide -isolation between -layers Pump Quartz Tube Wafers O 2 or Water Vapor SiO2 could be thermally generated or through CVD Oxidation consumes silicon Wet or dry oxidation Quartz Carrier Resistance Heater 8

Fabrication: Diffusion Simultaneous creation of p-n junction over the entire surface of wafer Doesn t offer precise control Good for heavy doping, deep junctions Two steps: Temp: 1000 Dopant Gas wafers Pre-deposition Dopant mixed with inert gas introduced in to a furnace at 1000 o C. Atoms diffuse in a thin layer of Si surface Drive-in Wafers heated without dopant Resistance Heater 9

Fabrication: Ion Implantation Precise control of dopant Good for shallow junctions and threshold adjust Dopant gas ionized and accelerated Ions strike silicon surface at high speed Depth of lodging is determined by accelerating field 10

Fabrication: Deposition Used to form thin film of Polysilicon, Silicon dioxide, Silicon Nitride, Al. Applications: Polysilicon, interlayer oxide, LOCOS, metal. Loader Pump 0.1-1 Torr Reactant Common technique: Low Pressure Chemical Vapor Deposition (CVD). SiO2 and Polysilicon deposition at 300 to 1000 o C. Aluminum deposition at lower temperature- different technique 11

Fabrication: Metallization Standard material is Aluminum Low contact resistance to p-type and n-type When deposited on SiO 2, Al 2 O 3 is formed: good adhesive All wafer covered with Al Deposition techniques: Vacuum Evaporation Electron Beam Evaporation RF Sputtering Other materials used in conjunction with or replacement to Al In today s technology are cupper and its alloys. 12

Fabrication: Etching Wet Etching Etchants: hydrofluoric acid (HF), mixture of nitric acid and HF Good selectivity Problem: - under cut - acid waste disposal Plasma Reactive species Dry Etching Physical bombardment with atoms or ions good for small geometries. Various types exists such as: Planar Plasma Etching Reactive Ion Etching RF 13

Fabrication: Lithography Mask making Most critical part of lithography is conversion from layout to master mask Masking plate has opaque geometrical shapes corresponding to the area on the wafer surface where certain photochemical reactions have to be prevented or taken place. Masks uses photographic emulsion or hard surface Two types: dark field or clear field Maskmaking: optical or e-beam 14

Lithography: Mask making Optical Mask Technique 1. Prepare Reticle Use projection like system: -Precise movable stage -Aperture of precisely rectangular size and angular orientation -Computer controlled UV light source directed to photographic plate After flashing, plate is developed yielding reticle 15

Fabrication: Lithography Printing Step & Repeat Printing 16

Lithography: Mask making Electron Beam Technique Main problem with optical technique: light diffraction System resembles a scanning electron microscope + beam blanking and computer controlled deflection 17

Patterning/ Printing Process of transferring mask features to surface of the silicon wafer. Optical or Electron-beam Photo-resist material (negative or positive):synthetic rubber or polymer upon exposure to light becomes insoluble ( negative ) or volatile (positive) Developer: typically organic solvant- e.g. Xylen A common step in many processes is the creation and selective removal of Silicon Dioxide 18

Patterning: Pwell mask 19

Patterning/ Printing SiO2 substrate 20

Fabrication Steps Inspect, measure Etch Post bake Strip resist Deposit or grow layer Develop, rinse, dry Printer align expose Pre-bake mask Apply PR 21

Fabrication Steps 22

3D Perspective 23

The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 24

Videos for Fabrication A very clear site showing each fabrication step http://www.virlab.virginia.edu/vl/mos_kit.htm/state/related 4 min wafer production https://www.youtube.com/watch?v=amgq1- HdElM&list=PL8InEUrivGYt2Fze1vXsdkHDPWBP7NTXw&index= 9 min video showing IC fabrication process https://www.youtube.com/watch?v=i8kxymmjdom A 10 minute presentation of Global Foundries IC manufacturing process. https://www.youtube.com/watch?v=qm67wbb5gmi&index=13&list=pl8ineurivgyt2fze1vxsdkhdpwbp7n TXw 3 min animation of IC fabrication https://www.youtube.com/watch?v=d9swnlzva8g A 4 min very nice presentation with animation of 3D IC manufacturing https://www.youtube.com/watch?v=yikmaqjsyp8 25