Dose and Dose-Rate Effects in Micro-Electronics. Pushing the Limits to Extreme Conditions. Philippe Adell, PhD., NASA-JPL, USA

Similar documents
Effects of hydrogen on device total ionizing dose and dose rate response

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 55, NO. 4, AUGUST

THE ROLE OF HYDROGEN IN DEFECT FORMATION AND PASSIVATION IN BIPOLAR AND MOS OXIDES. David Russell Hughart. Thesis. Submitted to the Faculty of the

Study of a Thermal Annealing Approach for Very High Total Dose Environments

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Project III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1

Layout-related stress effects on TID-induced leakage current

M SCHANISMS OF IONIZING-RADIATION-INDUCED GAIN DEGRADATION IN LATERAL PNP BJTs

National Semiconductor LM2672 Simple Switcher Voltage Regulator

Manufacturing Process

Process Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut

EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:

EE 330 Lecture 9. IC Fabrication Technology Part 2

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

566 Zheng Zhong-Shan et al Vol Device and experiment First, standard SIMOX (separation-by-implantedoxygen) wafers were formed through implanting

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

Silicon Wafer Processing PAKAGING AND TEST

Process Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow

Isolation Technology. Dr. Lynn Fuller

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:

ECE520 VLSI Design. Lecture 7: CMOS Manufacturing Process. Payman Zarkesh-Ha

Chapter 2 Manufacturing Process

Fairchild Semiconductor Application Note June 1983 Revised March 2003

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

BUSFET - A Novel Radiation-Hardened

MOS Front-End. Field effect transistor

Radiation Tolerant Isolation Technology

Department of Electrical Engineering. Jungli, Taiwan

EE-612: Lecture 28: Overview of SOI Technology

EEC 118 Lecture #5: MOS Fabrication. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

THE RADIATION RESPONSE AND LONG TERM RELIABILITY OF HIGH-Κ GATE DIELECTRICS. James Andrew Felix. Dissertation. Submitted to the Faculty of the

EE 434 Lecture 9. IC Fabrication Technology

Isolation of elements

We are moving to 155 Donner Lab From Thursday, Feb 2 We will be able to accommodate everyone!

A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process

Lessons Learned from

Study on the hydrogenated ZnO-based thin film transistors

RADIATION HARDNESS OF MEMRISTIVE SYSTEMS

Problem 1 Lab Questions ( 20 points total)

Characteristics of HfO 2 pmosfet with Ultrashallow Junction Prepared by Plasma Doping and Laser Annealing

THIN FILM DEVICES for LARGE AREA ELECTRONICS

Lecture 200 BiCMOS Technology (12/12/01) Page 200-1

THERMAL OXIDATION - Chapter 6 Basic Concepts

Crystalline Silicon Solar Cells With Two Different Metals. Toshiyuki Sameshima*, Kazuya Kogure, and Masahiko Hasumi

Lect. 2: Basics of Si Technology

Overview of the ATLAS Policy on Radiation Tolerant Electronics

Annual Meeting. North Carolina State University Dr. Veena Misra. January 17 19, 2017 December

9/4/2008 GMU, ECE 680 Physical VLSI Design

EE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion

Microelectronics Devices

FABRICATION of MOSFETs

EE THERMAL OXIDATION - Chapter 6. Basic Concepts

Overview of ESA's approach to Photonics reliability and space qualifications

VLSI Digital Systems Design

EE 143 CMOS Process Flow

Kinetics of Silicon Oxidation in a Rapid Thermal Processor

EE CMOS TECHNOLOGY- Chapter 2 in the Text

SGS-Thomson L4990 Controller

Crystalline Silicon Technologies

EE 560 FABRICATION OF MOS CIRCUITS. Kenneth R. Laker, University of Pennsylvania

ECE 659. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, Digital EE141 Integrated Circuits 2nd Manufacturing.

Chapter 4. UEEP2613 Microelectronic Fabrication. Oxidation

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Interface Structure and Charge Trapping in HfO 2 -based MOSFETS

This is an author-deposited version published in: Eprints ID: 10192

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

Make sure the exam paper has 9 pages total (including cover page)

Increased Yield Using PDS Products Grade BN-975 with Hydrogen Injection

Manufacturing Process

CS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

An advantage of thin-film silicon solar cells is that they can be deposited on glass substrates and flexible substrates.

Czochralski Crystal Growth

MOLYBDENUM AS A GATE ELECTRODE FOR DEEP SUB-MICRON CMOS TECHNOLOGY

Growth of Gate Oxides on 4H SiC by NO at Low Partial Pressures

Design Consideration and Effect of Parameter Variation on sub-40nm Bulk MOSFET using TCAD Tool

Amorphous and Polycrystalline Thin-Film Transistors

PDS Products PRODUCT DATA SHEET. BN-975 Wafers. Low Defect Boron Diffusion Systems. Features/Benefits BORON NITRIDE

ELEC 7364 Lecture Notes Summer Si Oxidation. by STELLA W. PANG. from The University of Michigan, Ann Arbor, MI, USA

Complexity of IC Metallization. Early 21 st Century IC Technology

行政院國家科學委員會補助專題研究計畫成果報告

ET3034TUx High efficiency concepts of c- Si wafer based solar cells

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

UNIT 4. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun

Chapter 3 CMOS processing technology

Complementary Metal Oxide Semiconductor (CMOS)

Status Report: Optimization and Layout Design of AGIPD Sensor

Manufacturing Process

Semiconductor Technology

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

CMOS Manufacturing process. Design rule set

CMOS Manufacturing Process

Is Now Part of To learn more about ON Semiconductor, please visit our website at

More on oxidation. Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide

Mark T. Bohr Intel Senior Fellow, Technology and Manufacturing Group Director, Process Architecture and Integration INTEL CORPORATION

Transcription:

1 Dose and Dose-Rate Effects in Micro-Electronics Pushing the Limits to Extreme Conditions Philippe Adell, PhD., NASA-JPL, USA

Background 2 Earth missions: LEO, MEO and GEO Planetary missions: Asteroids, Moon and Mars missions High Dose Missions: Europa (planning) and Juice Agencies are looking into: Flying commercial technologies Flying electronics out of the warm box Flying CubeSat technologies as secondary payload or tech-demo

3 The Problem of Total Ionizing Dose (TID) Degradation in integrated circuits due to ionizing radiation exposure can deteriorate the circuit characteristics, potentially leading to system failure Most space electronics, nuclear plant systems, implantable medical devices, and radiation/accelerator facility instrumentation therefore require hardness TID.

Dose Definition 4 The SI unit for TID is Gray: 1 Gy = 1 J/kg The radiation effects community still uses most often the old unit, the rad (radiation-absorbed dose): 1 Gy = 100 rad TID is a cumulative effect. Cumulative effects are gradual effects taking place during the whole lifetime of the electronics operating in a radiation environment. example: 10 krad mission approximately 1.10 17 ehps.cm -3 Carriers density cm -3 #0 Insulator 10 14 à 10 19 10 22 Semiconducteur Metal Dose effects are mainly due to charge trapping in oxides. 4

and Dose Rate 5 The dose rate is the amount of dose received in a certain period of time. It is usually measured in rad/s or krad/h. Space Nuclear Fundamental Safety Overview, volume 2: Design and Safety, Qualification of Electrical and Mechanical Equipment for Accident Conditions. http://www.epr reactor.co.uk/ For a mission, dose rates range over several orders of magnitude. For ground testing, dose rates are higher. 5

Mission Types 6 Mission Radiation rad/100 mils-al Cold ( o C) Hot ( o C) Thermal Cycling ( o C) Duration (Years) Dominant Species Europa 2-3 Mrad -160 - - > 9 e - (hard) Titan 30 krad -180 - - 14 - Venus 20 krad - 487-2 - Moon 10 krad -230-130 Yes 20 - Mars 10 krad -128 - Yes >2 p + Earth (GEO-1 year) 30 krad - - - 10 e - (soft) Earth (MEO-1 year) 2krad - 2 Mrad -150 - - 10 p + Earth (LEO-1 year) 1 krad -150 - - 10 p + Deep Space 1-10 krad - - - 10 p + Variations in environment make total dose qualification practices more challenging. 6

Outline 7 Dose and Dose-Rate Effects in Electronics TID and damage processes in SiO 2 Effects in MOS devices Annealing, time dependent and dose rate effects TID and CMOS scaling Effects in Bipolar Devices Update on ELDRS: mechanism and modeling Hydrogen contamination Aging Pushing the limits to extreme conditions Low temperature to improve TID performance Challenges for high dose environments Radiation hardness assurance

Outline 8 Dose and Dose-Rate Effects in Electronics TID and damage processes in SiO 2 Effects in MOS devices Annealing, time dependent and dose rate effects TID and CMOS scaling Effects in Bipolar Devices Update on ELDRS: mechanism and modeling Hydrogen contamination Aging Pushing the limits to extreme conditions Low temperature to improve TID performance Challenges for high dose environments Radiation hardness assurance

Overview of TID 9 Damage Processes in SiO 2 Processes 1. EHP Generation 2. EHP Recombination 3. Hole and H+ transport (after McLean and Oldham, HDL-TR-2129 1987) 4. Defect formation: Fixed oxide-trappedcharge (N ot ) Interface traps (N it ) 5. => Then annealing takes place

10 EHP Generation Electronic Stopping Power Linear Energy Transfer (LET) measures energy deposited into a material by ionizing radiation LET depends on energy and radiation source TID is a measure of energy deposited through ionization (after Paillet et al., IEEE TNS 2002)

EHP Recombination 11 Fraction of holes surviving prompt recombination (f y ) is a function of type and energy of radiation as well as electric field (after McLean and Oldham, HDL-TR-2129 1987) Charge Yield varies with radiation source types

Defect Formation 12 Fixed oxide-trapped-charge (N ot ) depends on: oxide thickness electric field oxide quality Interface traps (N it ) depends on: oxide thickness hydrogen 12

Annealing of N ot and N it 13 Annealing (compensation) of N ot is a long term process dependent on temp and E field - Tunneling of e - from Si substrate - Thermal emission of e - from SiO 2 valence band (After P. J. McWhorter IEEE TNS 1990) Spatial and energy distribution of N ot affect the rate at which charge neutralization occurs N it buildup occurs on timeframe much slower than N ot N it do not anneal at room temp, only at higher temperature

TDE & TDRE 14 Degradation TDE = Time Dependent Effect TDRE = True Dose Rate Effect LDR = 0.01 rad/s HDR = 50 rad/s RTA= Room temp anneal Example: @50krad t LDR = 33 days t HDR = 15 min t RTA = 33 days + 15 min t HDR + t RTA = t LDR TDE and TDRE are evaluated for a fixed dose level

Outline 15 TID and damage processes in SiO 2 Effects in MOS devices Annealing, time dependent and dose rate effects TID and CMOS scaling Effects in Bipolar Devices Update on ELDRS: mechanism and modeling Hydrogen contamination Aging Pushing the limits to extreme conditions Low temperature to improve TID performance Challenges for high dose environments Radiation hardness assurance

TID Effects in Bulk CMOS 16 MOS transistor Substrate TID defect buildup in CMOS devices can invert the channel interface causing leakage current flow in the OFF state condition (V GS = 0) TID induces threshold voltage shift

TID Effects in Bulk CMOS 17 CMOS structure edge Field OXide (FOX) Or Shallow Trench Isolation (STI) oxides inter-device TID defect buildup in CMOS devices can create edge or inter-device leakage paths in bulk integrated circuits On MOS circuit, TID induces leakage current

N ot Effects on MOSFET I-V 18 Trapped holes contribute to net positive charge in the oxide, leading to a parallel, negative shift in MOSFET I-V characteristics P - - - - PMOS V ot < 0 V ot P Before Irradiation V T (Not) ) = V ot Drain Current (A) 10-3 10-6 10-9 10-12 V ot NMOS V ot < 0 N Before Irradiation + + + + N 10-15 Gate Voltage (V)

N it Effects on MOSFET I-V 19 Traps cause increase in sub-threshold swing, threshold voltage shifts, and reduced drive current via mobility degradation PMOS V it < 0 Increase in Subthreshold Swing Before Irradiation V it Drain Current (A) 10-3 10-6 10-9 10-12 10-15 NMOS V it > 0 Before Irradiation V it Increase in Subthreshold Swing Gate Voltage (V)

TID and Scaling 20 As CMOS has scaled, the device aspect dominating the TID response has changed: Gate Oxides Shallow Trench Isolation (STI) Buried Oxide (SOI) > 250 nm 180 nm 130 nm 90 nm 65 nm 45 nm 32 nm 22 nm non-planar Technology scaling trends for TID are favorable going forward

21 Dependence on Oxide Thickness 1000 PMOS V T /t 2 ox (arb. units) 100 10 1 0.1 AMI 1.6 µm/32 nm Orbit 1.2 µm /23.3 nm HP 0.8 µm /17 nm HP 0.5 µm/9.4 nm slope = 1 0.1 1 10 100 1000 ΔV T = qδn ot ε ox t ox - qδn it ε ox t ox ΔN ot t ox Dose ΔV T /t ox 2 Dose Dose (krad(si)) (after Lacoe, IEEE REDW 2001) TID threat in modern bulk CMOS is defect buildup in thicker field oxides

22 Primary TID Threat in sub-micron CMOS TID defect build-up in thick isolation oxides (LOCOS or STI) create edge and inter-device leakage parasitics in bulk ICs > 300 nm Gate oxide < 3 nm Trapped charge STI n+ source n+ drain halo implants STI buildup in STI p - body SiO 2

23 Impact of TID on STI leakage 10 3 10 3 10 5 1000 krad 10 5 Drain Current (A) 10 7 10 9 10 11 10 13 10 15 0.5 0 100 krad 50 krad Init ial 500 krad 250 krad Gate Voltage (V) V G = 2.5 V 78 rad/sec TSMC 0.25 µm 5.8 nm/sti Min. geometry 0.5 1 1.5 2 Drain Current (A) 10 7 10 9 10 11 10 13 10 15 0.5 500 krad 400 krad 0 Pret est 30 0 krad 250 krad 200 krad 150 krad 100 krad Gate Voltage (V) V G = 1.8 V 72 rad/sec TSMC 0.18 µm Min. geometry 3.2 nm/sti 0.5 1 1.5 2 V th variation cause a left-shift in the logarithmic plot; which is evident for the 0.25 µm process (thicker gate oxide) at lower radiation level For both processes a second mechanism comes into play at higher radiation level that is caused by leakage in the field isolation region

Annealing 24 (after, A. Johnston et al., IEEE 2010) Annealing processes (tunneling and thermal) are still valid for most advanced CMOS technology

90 nm and beyond 25 (after N. Rezzack et al., Microelectronics Rel. 2012) 90 nm: I Off-State increases with TID due to charge trapping STI and V th reduction 65 nm: I Off-State current is unchanged with TID due to higher body/channel doping

26 Dose-Rate Effects 90 nm FOXFETs N ot (LDR) n-well-to-n-well FOXFETs N ot, N it (10 11 cm -2 ) 10 N it (LDR) N ot (HDR) N it (HDR) TDRE 21 krad plus anneal drain body source gate V s V d V g STI n-well n-well 1 1 10 anneal p-body Total dose [krad(sio 2 )] (After I. S. Esqueda et al, IEEE TNS 2011) Dose-rate effects in advanced CMOS circuit response may be minimal, but should be considered in cases where STI leakage is a dominant mechanism

27 Scaling Trends for Digital CMOS technologies 1200 Total dose hardness (krad) 1000 800 600 400 200 Transistor Data IC Data Bulk Transistor SOI 0 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 Feature size (um) (from P. Dodd et al., IEEE TNS 2010 + some recent data)

28 Scaling Trends for Digital CMOS technologies 1200 Total dose hardness (krad) 1000 800 600 400 200 Transistor Data IC Data Bulk Transistor SOI 0 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 Feature size (um) (from P. Dodd et al., IEEE TNS 2010 + some recent data)

TID Effects in SOI 29 SOI MOSFET are sensitive to TID due to the presence of the buried oxide layer, where positive charge build-up can take place and lead to: 1. formation of a back-channel leakage path 2. threshold voltage shift due to electrical coupling between the front gate terminal and the back (parasitic) gate terminal 29

32 nm PDSOI data 30 (after N. Rezzack et al., IEEE SOI conference 2012) Only minor sensitivity to TID is observed Low VT devices show minor increased in Leakage

31 TID and Advanced Technologies 1 Gy = 100 rad (after M. Gaillardin et al., IEEE RADECS 2012)

Key points 32 Degradation mechanism induced by total dose in MOS transistors involved N ot and N it buildup in its gate oxide For CMOS with thinner oxides (< 6 nm), buildup in field oxides normally dominates degradation N it negligible for scaled devices with thin gate oxides TDEs have to be considered for TID evaluation practices: particularly dose-rate selection and annealing considerations Annealing of N ot is a long term process dependent on temperature, applied electric field and spatial distribution of traps ELDRS has been observed on few modern CMOS technologies. However, Enhancement Factor (EF) is low Moving forward with more advanced technologies, the robustness of technology to total dose effects become exponential For extreme conditions, i.e. temperature and total dose, many CMOS commercial technologies will cover a wide range of missions

Outline 33 Dose and Dose-Rate Effects in Electronics TID and damage processes in SiO 2 Effects in MOS devices Annealing, time dependent and dose rate effects TID and CMOS scaling Effects in Bipolar Devices Update on ELDRS: mechanism and modeling Hydrogen contamination Aging Pushing the limits to extreme conditions Low temperature to improve TID performance Challenges for high dose environments Radiation hardness assurance

BJT TID Response 34 oxide Sensitive area TID effects in bipolar devices are also due to charge trapping in the oxide and creation of interface traps. In bipolar transistors, TID induces an increase of the base current that can lead to a decrease of the current gain

TID Effects in BJTs 35 Emitter n + ++++++++++++++++++++ p-base NPN BJT X X X X X X X X X depletion region n-collector N ot (+) depletes the p-type base surface, increasing area of recombination (depletion region) N it (X) increases surface recombination In PNP BJTs, base current is primarily a function of N it buildup alone ΔI b = q A ( ) N ot R s ( ) N it da

36 Low Dose Rate ELDRS ELDRS = Enhanced Low Dose Rate Sensitivity = more degradation at low dose rate than at high dose rate for some total dose Damage relative to 50 rad/s as a function of dose rate Vertical scale is low dose rate enhancement factor (EF) Circuits with L-pnps have higher EF (after A. H Johnston et al., IEEE TNS 1994) The main issue related to bipolar technologies is ELDRS

Characteristics of ELDRS 37 True Dose Rate Effect (TDRE) vs Time Dependent Effect (TDE) Bias conditions Complex circuit effects Effects of post metallization processing o Final passivation o Pre-irradiation Elevated Temperature Stress (PETS) o Molecular hydrogen (H 2 )

Source of H 2 in IC Package 38 Si interacting with H 2 O trapped in package to produce H 2 H 2 out-gassing from Gold Plated Kovar Gold Plated Kovar lid Gold Plated die substrate H 2 is introduced during die attach and by forming gases during packaging processes Solution to H 2 exists (thermal treatment, getters, ) but no clear guideline or limit as to what level of H 2 might be considered acceptable in sealed packages

39 Impact of Molecular Hydrogen H 2 molecules D H volume Si-SiO 2 interface H 2 transport into material H H Empty D centers H Rad-induced holes + H+ H H H DH centers Molecular hydrogen reacts with empty D centers to generate more DH centers - N + - DH f p H 2 H+ H+ f H H + 2D 2DH k1 = 1 + k 1 2 ( NH ) 2 ( N ) 1 2 2 H 2 H

40 H 2 Increases N it Degradation 10 18 H 2 ~ 100% H 2 Fit of analytical model describing interface trap formation due to excess H 2 First principles calculations allow describing the complex interplay among defects (with their associated energy levels) in SiO 2 (after Chen et al. IEEE TNS 2007 and Rowsey et al. IEEE TNS 2011)

Externally Applied H 2 41 NSC LM193; Virgin part, nitride, no H 2 in package; PG, nitride removed, p- glass remained, 0% (in air), 1% &100% (in sealed glass tube) 1000 I b α N it @10 krad[si] I b (na) ( ) 100 Increasing H 2 (after Pease et al. IEEE TNS 2009) packaged air 1% H2 100% H2 10 0.0001 0.001 0.01 0.1 1 10 100 1000 Dose Rate [rad(si)/s]

Externally Applied H 2 42 NSC LM193; Virgin part, nitride, no H 2 in package; PG, nitride removed, p- glass remained, 0% (in air), 1% &100% (in sealed glass tube) 1000 I b α N it @10 krad[si] I b (na) ( ) 100 Increasing H 2 What is happening here? packaged air 1% H2 100% H2 10 (after Pease et al. IEEE TNS 2009) 0.0001 0.001 0.01 0.1 1 10 100 1000 10 mrad/s Dose Rate [rad(si)/s]

ELDRS Models History 43 Discovery of ELDRS E. W. Enlow et al., IEEE 1991 Space charge model 1994-96 Fleetwood et al. 1998 2002 Witczack et al. Rashkeev et al. Binary reaction rate 1998 Freitag et al. Bimolecular processes 2003 2006 2008 Hjalmarson et al. Holes recombination with trapped electrons Boch et al. Hydrogen role Hjalmarson et al. Fleetwood et al. Bimolecular and hydrogen processes 2011 Esqueda et al. First principles calculations Rowsey et al.

Modeling of ELDRS 44 Hole trapping: D A + p D A + D A + + n DA Proton Release: D B H + p D B H + D B H + D B + H + D B H + + n D B H De-passivation: P b H + H + P b + + H2 n = electron p = hole Competition between reactions in red result in dose rate effects

45 H 2 cracking D C + p D C + D C + + H2 D C H + H + D C H + p D C H + D C H + D C +H + D C + + n DC Hydrogen/ELDRS By introducing H 2 cracking, it is possible to describe the effect of H 2 on the buildup of interface traps and on the dose rate response

Aging and Total Ionizing Dose Effects 46 Aging and degradation trends are still unclear research studies are on-going LPNP Bipolar MOS 1988 data (After D. R. Hughart IEEE TNS 2009) (After I. J. Batyrev IEEE TNS 2006 Water, hydrogen diffusion and device properties might affect total dose response

Key Points 47 Mechanisms of degradation in bipolar involve N ot and N it formation in SiO 2. Gain degradation is the primary effect; particularly under low bias Bipolar are sensitive to ELDRS. The dose rate sensitivity result from the combined effects of space charge and recombination mechanisms Oxide thickness, density, and location of hole traps and hole capture crosssections affect the buildup of fixed charges near the Si-SiO 2 interface Experimental and modeling studies indicated that saturation of N it in presence of H 2 vary based on the trapping characteristics and H 2 concentrations in the oxide With a minimum amount of hydrogen, between 0.1% 0.5%, the degradation can be significantly enhanced Aging might affect the total dose response of electronics Very few bipolar devices work properly at total dose level beyond 250 krad

Outline 48 Dose and Dose-Rate Effects in Electronics TID and damage processes in SiO 2 Effects in MOS devices Annealing, time dependent and dose rate effects TID and CMOS scaling Effects in Bipolar Devices Update on ELDRS: mechanism and modeling Hydrogen contamination Aging Pushing the limits to extreme conditions Low temperature to improve TID performance Challenges for high dose environments Radiation hardness assurance

Low Temperature 49 (after A. H. Johnston, IEEE TNS 2012) Substrate pnp gain decreases only about 30% at low temperature, while the npn gain decreases more than a factor of ten at -160 C

Mechanism: 50 N oc (/cm 2 ) 1x10 13 1E+13 1x10 12 1E+12 1x10 1E+11 11 10 rad[si]/s - 125 K 10 mrad[si]/s - 125 K 10 rad[si]/s - 293 K Impact on N ot & N it Studies performed on Gated Lateral PNP test structures N it (/cm 2 ) 1x10 1E+12 12 1x10 1E+11 11 10 rad[si]/s - 125 K 10 mrad[si]/s - 125 K 10 rad[si]/s - 293 K 5 mrad(si)/s - 293 K [10 mrad(si)/s - 125 K] + 2000hrs@293K 10 rad[si]/s - 293k + 1wk@293k 1x10 10 1E+10 0.1 1 10 100 Total Dose krad[si] 1x10 10 1E+10 0.1 1 10 100 Total Dose in krad[si] (after Adell et al. IEEE TNS 2012) @125K Not buildup is high because hole are immobile in SiO 2 @125K Nit buildup is minimal and EF is reduced

51 Gain Damage Variation across Temperature The holes remains immobile until the part reaches temperatures above -50 C. Damage is only present at low temperature after cycling to higher temperature

Key Points 52 Dose rate is often not constant, dose rate selection for qualification is a challenge. Using the lowest dose rate can lead to extremely conservative tests. Commercial bipolar electronics can operate at temperatures lower than the mil-spec range. Low temperature performance depends on circuit design. The mechanism of degradation at low temperature is controlled by hole transport and mobility; and charge yield is greatly reduced under low field conditions. The ELDRS mechanism is greatly suppressed at very low temperature due to the suppression of hole and proton transport. Many technologies behave properly at low temperature and ELDRS is eliminated

New challenges 53 1. New solutions must be found for high dose environment since only few devices (particularly bipolar devices) work properly at total dose level beyond 250 krad 2. Radiation Hardness Assurance need to be implemented and the issue of adequate margins need to be taken into account.

Annealing Example 54 Annealing benefits were demonstrated in the Hubble Space Telescope (HST) in order to anneal hot pixel in CCD. a monthly anneal to about +20 C for a few hours (after M. Sirianni et al., IEEE REDW 2007) All instruments have reported a significant benefit despite the loss of observational time

55 Regeneration for High Dose Missions Example on Active Pixel Sensor (APS) (after S. Dhombres et al., NSREC 2014) When annealing steps are used, lifetime APS can be extended to 1Mrad whereas failure is observed at 180 krad without annealing

56 Optical Fiber for Nuclear based system Attractive: immunity against electromagnetic interferences, high temp resistance, high sensitivity and accuracy, distributed sensing, compactness, low intrusiveness, passive devices, high bandwidth and multiplexing capabilities Optical Fiber System remains marginal in applications where radiation is a concern Main effect: darkening of the optical fiber called Radiation Induced Absorption (RIA) Optical Fiber under radiation is not driven by the sole RIA tolerance but on application requirements (spectral range) and the context of use (temperature, total dose, irradiated length an dose rate) Radiation hardening of Fibers was demonstrated when using selected wavelength Photonic technologies are being put on trial by other civil application fields

57 Optical Fiber for Nuclear based system Length indicated refers to a 3 db loss due to RIA. Data refer to high dose rate conditions (except for space applications) and 30 < T 0 C < 150 depending on the application Radiation sensitivity in Fibers vs. wavelength and total dose

Radiation Hardness Assurance 58 Space agencies have to guarantee the survivability of electronics Risk assessment of electronics is an involved process Spacecraft use a very large number of electronic parts Unit Specification System and Circuit analysis Hardness Assurance Documentation, Derating Requirements Flow Down From system specification Environment Specifications Radiation Control Plan Piece Part Analysis Total Dose and displacement damage Characterization Data/Test if no data Dose Mapping Evaluation is based on mission requirements WCA Radiation Design Guideline Design Margin Radiation Lot Acceptance Test (RLAT) plan/procedure Is there such a thing for Nuclear applications? 58

Margins? 59 Environment Radiation and particle type Local radiation at the part Models Shielding strategy Electronic parts Parts availability @300 krad Testing methods standards not applicable Statistics (99/90) and delta margin? Method other than Worst Case Analysis? Device degradation vs failure definition Hidden margin

Margins? 60 Environment Radiation and particle type Local radiation at the part Models Shielding strategy Electronic parts Parts availability @300 krad Testing methods standards not applicable Statistics (99/90) and delta margin? Method other than Worst Case Analysis? Device degradation vs failure definition Hidden margin But how much margin?

61 Any Questions?

62 Contact infos: Philippe Adell (p) 818-267-4906 Philippe.c.adell@jpl.nasa.gov

Backup 63 63

64 Optical Fiber for Nuclear Based System Applications in different nuclear facilities and radiation environments